

PULP PLATFORM Open Source Hardware, the way it should be!

A Deep Dive into HW/SW Development with PULP

Robert Balas <balasr@iis.ee.ethz.ch> Manuel Eggimann <meggimann@iis.ee.ethz.ch>







Introduction Round

Robert Balas

Manuel Eggimann

Introduction – Organization of this Training

- Day 1
- PULPissimo SoC Architecture
- Software Environment
- RTL Development Flow
- RTL Simulation/Debug Environment

Day 2

- FPGA Port
- PULP IP Landscape
- Hands-on Full-stack IP
 Integration Exercise
- PULPIssimo Memory Layout Modification





SystemVerilog Atrocities

```
PULP Training
Never Import Into Scope of Compilation Unit
import pkg some ther ip::*;
module top
  #(
    parameter OUT WIDTH
  ) (
    input logic [IP BITWIDTH-1:0] data i;
    output logic [OUT WIDTH-1:0] data o ;
    );
endmodule
```

```
PULP Training
Never Import Into Scope of Compilation Unit
module top
  import pkg_some other ip::IP BITWIDTH;
   #(
     parameter OUT WIDTH
   ) (
     input logic [IP BITWIDTH-1:0] data i;
     output logic [OUT WIDTH-1:0] data o ;
     );
endmodule
```





```
PULP Training
```

```
Paramters/Constants
module my ip
  #(
    parameter WIDTH = 32,
    localparam BE WIDTH = WIDTH/8 //Cannot be changed
  ) (
    input logic [WIDTH-1:0] data i;
    input logic [BE WIDTH-1:0] be i;
    );
 localparam MY CONSTANT = 42; //I'm a constant :-)
endmodule
```

Elaboration SystemTasks (supported since SV-2012) module my ip #(parameter NR CORES = 32) (input logic [WIDTH-1:0] data i; input logic [BE WIDTH-1:0] be i;);

endmodule // my_ip

Elaboration SystemTasks (supported since SV-2012) module my_ip #(

```
parameter NR_CORES = 32 //Must be power of 2! better
)(
    input logic [WIDTH-1:0] data_i;
    input logic [BE_WIDTH-1:0] be_i;
    );
endmodule // my ip
```

Elaboration SystemTasks (supported since SV-2012) module my_ip #(

```
parameter NR_CORES = 32 //Must be power of 2!
)(
    input logic [WIDTH-1:0] data_i;
    input logic [BE_WIDTH-1:0] be_i;
```

);

```
if (NR_CORES == 0 || (NR_CORES & (NR_CORES-1)) != 0)
    $error("NR_CORES must"); Even better
endmodule // my ip
```



Includes

`include "my_ip_macros.svh"
module my_ip
 (input logic clk_i);
endmodule : my_ip

Prefix all header file names and defines with to avoid naming colisions and redefinitions

13.01.202⁴

13



Generate Statements

for (genvar i = 0; i < 10; i++) begin :gen_sub_ips</pre>

my_subip i_subip...

end

- Don't use generate regions. They are redundant in SystemVerilog (and Verilog 2005).
- Always label your generate blocks. Otherwise the hierarchical name is toole-dependent!

13.01.202⁻

15



PULP PLATFORM Open Source Hardware, the way it should be!

An Overview on PULPissimo/ PULP SoC

́Ρ`

PULPissimo



PULPissimo

PULP Training

P



18

PULPissimo Special Toplevel Signals

Signal Name	Description
pad_xtal_in	32 kHz input clock (no internal crystal oscillator IP). Connects to internal FLLS (ASIC) or clock managers (FPGA port).
pad_reset_n	Active-low asynchronous reset (internally synchronized)
pad_bootsel	Affects boot behavior according to program in bootrom.
pad_jtag_xxx	Debug Access port for bus access and core debugging (single step, SW breakpoints)

- Be careful about parameters! They are not always supposed to be changed or do not work anymore.
- There is a lot of dead code (remainings from tapeout specific fixes and legacy code).



Padframe

- Contains technology independent wrappers of IO pads
- Signals for each IO pad:

Direction (padframe perspective)	Name	Description
Input	oe_ <padname>_i</padname>	Active high output driver enable
Output	in_ <padname>_o</padname>	Logic signal from pad to SoC
Input	out_ <padname>_i</padname>	Logic signal from SoC to pad
Inout	pad_ <padname></padname>	The actual pad signal that is connected to the toplevel
Input	pad_cfg_i	Additional config signals for pad (e.g. pulldown enable)

Safe Domain

PULP Training

- Contains logic that must not be power gated
- Lives in a separate module for simplified power intent specification in CPF or UPF
- Modules in PULPissimo:
 - pad_control: Multiplexes functionalities of io pads between (e.g. spi sck or gpio)
 - Rst_gen: Synchronizes the reset signal to reference clock. Only used for modules within safe domain that are directly clock with ref_clk.

13.01.202⁻

soc_domain/pulp_soc

- Wraps the actual heart of the SoC; The pulp_soc IP.
- Pulp_soc was designed to be the main soc fabric of all our larger 32-bit PULP chips
- Contains many signals that are only used when there is an additional multi-core cluster present

soc_domain/pulp_soc

PULPissimo



Multicore PULP

PULP SoC Schematic Overview

PULP Training



P

PULPissimo Clock Domains

Clock Name	Description	Usage
ref_clk_i	Signal from directly taken from pad_xtal_in.	Connects to internal FLLs/PLLs
slow_clk_i	In ASIC version, identical to ref_clk_i. For FPGA version, passes through glitch free clock divider since certain boards (e.g. Genesys2) have very fast external oscillators. This one must always be 32kHz	 Timers Directly used as interrupt source
periph_clk_i	One of the two fast clock. Generated by internal FLL/PLL from ref_clk_i.	• Drives IO facing peripherals (e.g. UART, SPI, I2C)
soc_clk_i	Fastest clock in the system. Generated by second internal FLL/PLL from ref_clk_i.	 Drives everything else (Core, memory, interconnect) in the SoC.

FC Subsystem



P U

SoC Peripherals



APB SoC Control

 APB Register File with Global configuration signals for SoC

Regname	Description
Boot Address	Contains the boot address of the core.
Fetch Enable	Enables instruction fetching in the core. By default controlled with an external signal (default 1)
Padmux	Signals used by pad_control to multiplex between dual usage of pads (GPIO or peripheral)
Pad Configuration	Controls the special pad control signals when the pad is in GPIO mode
JTAG Register	

L2 RAM Multibank

Contains Wrappers for SRAM (or block memory) macros

Internal address conversion

Address bit truncation

PULP Training

- Offset subtraction if necessary and
- conversion to 32-bit word addressing (wordwidth of SRAMs is 32-bit, core takes care of misaligned load/stores in hw)

Protocol converter

- assign gnt = request
- r_valid delayed by one cycle

13.01.202⁻

29

SoC Interconnect

PULP Training

P



30

TCDM Protocol

PULP Training

- Single cycle latency protocol
- Used for communication between core and memories
- Does not allow multiple outstanding transactions!
- Req must not depend on gnt, but gnt typicallcy does combinationally depend on req.

13.01.202⁻

TCDM Protocol

PULP Training

Read Transaction



Write Transaction

SoC Interconnect

PULP Training

P





PULP PLATFORM Open Source Hardware, the way it should be!

Training resumes at 13:00

Update: Resuming at 13:15 (food didn't arrive in time:-)

PULP-SDK vs PULP-RUNTIME

PULP-SDK

- Fully-featured SDK
- Drivers
- Complex
- FPGA support

PULP-RUNTIME

- Minimal bare-metal runtime
- Boot-to-main
- Only uart driver
- FPGA support
- Active

PULP-RUNTIME

- crt0.S to main() with minimal initialization
- Only uart driver available
- HAL available

PULP Training
PULP-RUNTIME - Overview

PULP Training

P

PULP-RUNTIME	
bin	kernel
configs	lib
drivers	rules
include	scripts

PULP-RUNTIME – Build Flow

PULP Training

____ ►



PULP-RUNTIME – Hello World - Setup

• Directory structure

- training/pulpissimo (v6.0.0)
- training/pulp-runtime (v0.0.6)
- training/sw

PULP Training

git clone https://www.github.com/pulp-platform/pulp-runtime git clone https://www.github.com**/pulp-training/sw**

git clone https://www.github.com/pulp-platform/pulpissimo

Compiler (pulp-gcc)

https://github.com/pulp-platform/pulp-riscv-gnu-toolchain

60

PULP-RUNTIME – Hello World - Demonstration

1. Simulator location

\$ source setup/vsim.sh

2. Configuration

\$ source configs/pulpissimo.sh

3. Compiler

\$ export PULP_RISCV_GCC_TOOLCHAIN=...



61

PULP-RUNTIME – FPGA specific

- 1. ARCHI_FPGA_FREQUENCY
- 2. ARCHI_FPGA_FC_FREQUENCY
- 3. configs/fpgas/pulpissimo/*.sh

PULP-RUNTIME – Trivial Driver

1. We add a trivial driver to the pulp-runtime

\$ cd sw/runtime-trivial-driver

PULP-RUNTIME – Trivial Driver - Exercise

1. Pass the second test in runtime-trivial-driver. Put the required macro and function in a separate .c/.h file.

\$ cd sw/runtime-trivial-driver

PULP Training

Exercise Time

PUI P Trainin

- Join a breakout room of your choice
- In case you need help or have a question, visit: <u>https://bit.ly/37nnl8P</u> and enqueue yourself
- If you cannot use Zoom to share your screen or have issues with it: <u>https://fisch.ddns.net/call/mhq9864w</u>
- Consult <u>https://fisch.ddns.net/sites/pulp_training</u> for SoC schematics and FAQ (hopefully we have time to update it adhoc)

PULP-RUNTIME - Reggen

- Open-Source
- Used in tapeout
- Single source of truth
- Easier hw/sw co-design
- Lowrisc IP supported



67

PULP-RUNTIME – Reggen – PULP patches

We at ETH added some patches

- Tilelink is rather complicated and we don't use it
- Add support for register_interface (simple protocol to access register)
- Lots of protocol converters (AXI, APB, TCDM (partial)) and CDC
- «reg» keyword to hjson

PULP Training

13.01.202⁻

PULP-RUNTIME – Reggen - Demonstration

- **1.** We show how the hjson description looks like
- 2. We generate a header file and SystemVerilog code from it
- 3. We use it a small program

\$ cd sw/runtime-reggen

PULP Training

13.01.202⁻

PULP-RUNTIME – Reggen - Exercise

- **1.** Integrate the generated header file into pulp-runtime
- **2.** Try to generate documentation from the hjson description
- **3.** Explore the --help options

PULP Training

13.01.202⁴

PULPissimo – Booting

- **1. Boot procedure**
- **2.** Introduction to Linkerscripts
- **3.** Boot code, compile and link

PULPissimo – Boot procedure

PULP Training



PULPissimo – Introduction to Linkerscripts

- Compiler groups instructions and data in sections
 - .text = instructions

PULP Training

- .data = initialized variables
- .bss = zero initialized variables
- .rodata = read only data
- Linkerscript = Set of rules on how to map sections to memory

13.01.202⁻

PULPissimo – Bootcode - Demonstration

\$ cd boot_code/



PULP PLATFORM Open Source Hardware, the way it should be!

RTL Development Flow / Tools

IP Dependency Management (IPApprox)

- Transitively resolves Dependencies between IPs
- Automatically checks out sub IP repositories
- Manages tool and target specific file sets

PUI P Trainin

- Generates analyzes and elaborate scripts for simulation, ASIC & FPGA Synthesis
- Called by two python scripts (in PULPissimo they are called update_ips & generate_scripts)



IP Package rtl_list.yml (optional) src_files.yml ips_list.yml (required) (optional) · Local sub IP declaration Source files Dependency (src_files.yml) in an · Preproc. Macros Declaration subdirectory of the · Tool specific flags · Version specification current IP instead of external repository

IPApprox Questasim Output

PULP Training



IPApprox FPGA Output



IPApprox Development Flow

Toplevel Modifications

1. If modification is in the toplevel, just update src_files.yml in RTL directory.

Independent Sub-IP Modifications

- 1. modify the IP in the checked out IPs directory on a new feature branch
- 2. Change the version in the dependent IPs to the new feature branch
- 3. If you add new dependencies, you have to commit and push the changes to the ips_list.yml
- 4. Run update-ips to resolve newly added dependencies and generate the new tcl files for simulation and synthesis
- 5. Once your changes are stable, commit and tag them and change version in all dependent packages to the new commit/release tag

IPApprox Exercise – Integration of a Dummy VIP

Time to try it yourself:

- In this little exercise you are going to practice the IP integration flow using IPApprox
- Source files and Exercise description on: <u>https://github.com/pulp-training/dummy_vip</u>

IP Dependency Management (Bender)

- Transition planed in the next couple of weeks
- Written in rust

PUI P Training

- Better Documentation
- More stable dependency resolution and conflict management
- Yet) not flexible enough for subrepo flow used for pulp_soc





Simulation and Debug Flow

Build Flow of RTL Platform





Final Exercise/Homework ③

- Development of pulp-runtime application (driver interaction)
- Training of RTL debugging skils around PULPissimo
- You find the Exercise Files on: <u>https://github.com/pulp-training/sw/tree/main/configure_fll_debug_rtl</u>
- This is a more involved exercise and requires some code exploration skills. Don't hesitate to ask if you have troubles.

We would appreciate your Feedback!

Please let us know what you thought of this first training day by filling the feedback form below:

https://bit.ly/2KbDchO

PULP Training

89



PULP PLATFORM Open Source Hardware, the way it should be!

PULP Training Day 2

Robert Balas <balasr@iis.ee.ethz.ch> Manuel Eggimann <meggimann@iis.ee.ethz.ch>







Programm of Day 2

Day 2

- FPGA Port
- PULP IP Landscape
- PULPIssimo Memory Layout Modification
- Hands-on Full-stack IP Integration Exercise



PULP PLATFORM Open Source Hardware, the way it should be!

FPGA Port

Folder Structure

- -fpga
 - pulpissimo (contains auto generated tcl script form IPApprox)
 - pulpissimo-<fpga-board>
 - rtl (port specific source files, i.e. wrappers for block RAM or clock managers)
 - ips
 - <ips_instantied by wrappers in rtl dir>
 - tcl (contains script to generate IP independent of PULPissimo)

FPGA Bitstream Generation





FPGA Synthesis Flow - Wrappers

Name	Description
xilinx_pulpissimo.sv	Toplevel wrapper of the whole pulpissimo. Converts differential clock input to single ended clock for pad_xtal_in.
pulp_clock_gatinx_xilinx.sv	Dummy clock gating cell. Must be replaced with a correct implementation for peripherals to work.
pad_functional_xilinx.sv	Wrapper for IOBUF cells
fpga_bootrom.sv	Dummy implementation. Hardwired to always respond with jal x0,0
fpga_clk_gen.sv	Wrapper for Xilinx clock manager generates soc_clk and periph_clk from reference clock. Not at-runtime configurable
fpga_interleaved_ram.sv	Wrapper for blockram macro generated by IP make targets
fpga_private.sv	Same as above
fpga_slow_clk_gen.sv	Certain FPGA boards have extremely high input frequencies (e.g. Genesys2). This wrapper instantiates PLL to slow down to intermediate freq (256*32768Hz) and feeds it to divide by 256 clock divider. Xilinx clock managers cannot go slower than 4.69MHz, that's why.

FPGA Simulation Tipps

- Use ILA Cores on bus signals
- Problems of ILA cores and Genesys2 board (jtag frequency)


PULP Training

- Contain technology dependent cells like clock gates for manual instantiation in design
- Must be replaced with tech-specific module implementations that internally instantiate the library cells
- I.e. create a new IP with the replaced modules that depends on techcells_generic (this forces correct compile-order and module override behavior)

13.01.202





Common Cells

PULP Training

- Contains commonly used high-level modules that are independent of technology
- Contains Verilog Macros for uniform declaration of registers
- Contains a couple of commonly used assertion macros

13.01.202⁻

PULP Training

Common Cells

Clk Divider, Rst Synchronizer

CDC Crossings

- Gray FIFO,
- 2phase HS
- Edge Detector
- Serial Synchronizers

Counters

- Delta Counter
- LFSRs

Datapath Elements

- Address Decoder (Heavily used in soc_interconnect)
- ECC Decoder/Encoder
- Gray2Binary/Binary2Gray
- Leading Zero Counter
- Stream (ready-valid pipeline) Building Blocks

Data Structures

- Counting Bloom Filter
- FIFO
- SRAM Behavioral
- Pseudo Least Reccently Used Tree

100

13.01.2021



Width Converters	Mux/Demux	Protocol Converters (APB, AXI-Lite, Atomics Filter
Fully-Connected XBAR (AXI or AXI- Lite)	Clock Domain Crossings	Pipeline Regs
Burst Splitter	Slave Isolator	Address Rewriter

Exercise Time

PULP Training

- Clone/Pull the latest changes of the exercise repo (there are new changes since yesterday): <u>https://github.com/pulp-training/sw</u>
- Switch to the *memlayout-exercise* and follow the instructions on: <u>https://github.com/pulp-training/sw/tree/main/memlayout-exercise</u>
- Join a breakout room of your choice
- In case you need help or have a question, visit: <u>https://bit.ly/37nnl8P</u> and enqueue yourself
- If you cannot use Zoom to share your screen or have issues with it: <u>https://fisch.ddns.net/call/mhq9864w</u>
- Consult <u>https://fisch.ddns.net/sites/pulp_training</u> for SoC schematics and FAQ (hopefully we have time to update it adhoc)

• We will continue at 13:15

13.01.2021

PULP Training

Full-stack AXI IP Integration

- **1.** Write memory map description of IP in HJSON
- 2. Generate register-file using reggen
- **3.** Develop wrapper that instantiates reg-file, IP, protocol converters and (if at all necessary) additional glue logic
- 4. Package and register IP using IPApprox
- 5. Instantiate wrapped IP in pulpissimo, modify soc_interconnect_wrap.sv, soc_mem_map.svh
- 6. Generate header file and develop driver
- 7. Test integration in RTL Simulation

13.01.2021

Exercise Time

PULP Training

- Clone/Pull the latest changes of the exercise repo (there are new changes since yesterday): <u>https://github.com/pulp-training/sw</u>
- Open the exercise instructions on Github: <u>https://github.com/pulp-training/sw/tree/main/fullstack_ip_integration</u>
- Join a breakout room of your choice
- In case you need help or have a question, visit: <u>https://bit.ly/37nnl8P</u> and enqueue yourself
- If you cannot use Zoom to share your screen or have issues with it: <u>https://fisch.ddns.net/call/mhq9864w</u>
- Consult <u>https://fisch.ddns.net/sites/pulp_training</u> for SoC schematics and FAQ (hopefully we have time to update it adhoc)

• We will wrap things up at 17:37