

PULP PLATFORM Open Source Hardware, the way it should be!

# **PULP Simulator and SDK**

### Nazareno Bruschi <nazareno.bruschi@unibo.it> Germain Haugou <germain.haugou@iis.ee.ethz.ch>



















ETH zürich






### **RISCY and PULP Toolchain**



ETH zürich

### **GVSoC – PULP Simulator**



Potentially could simulate every PULP Platforms, building blocks thanks to its Instruction Set Simulator based on RISCV and PULP Extensions

## **GVSoC – Features**

- Virtual platform features:
  - C++ for fast native simulation
  - *Python* for instantiation + JSON for configuration
  - Complete set of traces to see what happen
- Timing model:

ETH zürich


- Fully-event based, instances can generate events at specific time
- Includes timing models for interconnects, DMACs, memories...
- Performance counters for information from the execution
- Simulation performance:
  - Around 1MIPS simulation speed
  - Functionally aligned and calibrated with HW
  - Timing accuracy is within 10-20% of target HW

Many more details in gvsoc documentation <u>https://gvsoc.readthedocs.i</u> <u>o/en/latest/</u> about the concepts (not updated for all the commands)


Ļ

En zürich









Entzürich



# **PULP-SDK – Directory organization**

- rtos/
  - pmsis
  - pulpos
- tools/
  - gap-configs
  - gapy
  - gvsoc
- tests/
- applications/

- Contains runtime code and every functions of the software stack
- Contains configuration files, python generators, pulp runner and every gvsoc model and components
- Contains small examples to test few basic pulp features on GVSoC
- Contains relevant example applications such as MobileNetV1

E H zürich



- A documentation at GreenWaves-Technologies manuals web page (<u>https://greenwaves-</u>
  - technologies.com/manuals/BUILD/PMSIS\_A PI/html/md\_home\_yao\_gap\_sdk\_rtos\_pms is\_pmsis\_api\_docs\_mainpage.html)
- APIs description and functionalities are also briefly explained in header files, located in the
  - rtos/pmsis/pmsis\_api/include/pmsis

🔻 🗃 rtos			
🔻 📷 pmsis			
🔻 📷 pmsis_api			
▶ 🛄 docs			
🔻 📷 include			
🔻 📷 pmsis			
► 🛅 chips			
Ill cluster			
T drivers			
/* aes.h			
/* asrc.h			
∕∗ cpî.h			
/* dmacpy.h			
∕∗ gpio.h			
/* hyperbus.h			
/* i2c.h			
/* i2c_slave.h			
/* i2s.h			
/* octospi.h			
/* pad.h			
/* perf.h			
∕∗ pmu.h			
∕∗ pwm.h			
/* rtc.h			
/* spi.h			
/* uart.h			
► 🖿 rtos			
/* device.h			
/* errno.h			
/* mem_slab.h			
/* pmsis_types.h			
/* task.h			

## **Requirements – PULP Toolchain**

- PULP toolchain is available at <u>https://github.com/pulp-platform/pulp-riscv-gnu-toolchain</u>
- On Ubuntu 18.04 this packages should be required and you can install them with:
  - \$ sudo apt-get install autoconf automake autotools-dev curl libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev



E H Zürich

# **Installation – PULP Toolchain**

- To install the PULP toolchain follow these steps:
  - \$ git clone https://github.com/pulp-platform/pulp-riscv-gnu-toolchain
  - \$ cd pulp-riscv-gnu-toolchain
  - \$ git submodule update --init --recursive
  - \$ export PATH=<INSTALL\_DIR>/bin:\$PATH
  - \$ ./configure --prefix=<INSTALL\_DIR> --with-arch=rv32imc --with-cmodel=medlow -enable-multilib
  - \$ make
- More details at <u>https://github.com/pulp-platform/pulp-riscv-gnu-toolchain</u>

# **Requirements – PULP-SDK**

- PULP-SDK is available at <u>https://github.com/pulp-platform/pulp-sdk</u>
- On Ubuntu 18.04 this packages should be required and you can install them with:
  - \$ sudo apt-get install -y build-essential git libftdi-dev libftdi1 doxygen python3-pip libsdl2-dev curl cmake libusb-1.0-0-dev scons gtkwave libsndfile1-dev rsync autoconf automake texinfo libtool pkg-config libsdl2-ttf-dev
- You may have needed of other python3 packages and you can install them with:
  - \$ pip install argcomplete pyelftools six

# Installation – PULP-SDK

- To install the PULP-SDK follow these steps:
  - \$ git clone <u>https://github.com/pulp-platform/pulp-sdk</u>
  - \$ export PULP\_RISCV\_GCC\_TOOLCHAIN=<INSTALL\_DIR>
  - \$ cd pulp-sdk
  - \$ source configs/pulp-open.sh
  - \$ make build
- More details at <u>https://github.com/pulp-platform/pulp-sdk</u>



zürich

PUI P Simulator a

# Setup the environment for GVSoC execution

- Assuming that PULP Toolchain and PULP-SDK are correctly built and installed
  - \$ cd pulp-sdk/
- Setting up PULP Toolchain path
  - \$ export PULP\_RISCV\_GCC\_TOOLCHAIN=<INSTALL\_DIR>
- Setting up the environment sourcing a configuration file
  - \$ source configs/pulp-open.sh
- Build and compile GVSoC (if target or GVSoC is changed)



n zürich

## Run first simple test: An Hello from PULP!

TIY:

#### #include "pmsis.h"

### #if defined(CLUSTER) void pe entry(void \*arg)

printf("\nHello from cluster\_id: %d, core\_id: %d\n", pi\_cluster\_id(), pi\_core\_id());

#### void cluster\_entry(void \*arg)

pi\_cl\_team\_fork((NUM\_CORES), pe\_entry, 0);

#### #end11

#### tatic int test\_entry()

defined(CLUSTER)
struct pi\_device cluster\_dev;
struct pi\_cluster\_conf cl\_conf;
struct pi\_cluster\_task cl\_task;

pi\_cluster\_conf\_init(&cl\_conf); pi\_open\_from\_conf(&cluster\_dev, &cl\_conf); if (pi\_cluster\_open(&cluster\_dev))

return -1;

pi\_cluster\_send\_task\_to\_cl(&cluster\_dev, pi\_cluster\_task(&cl\_task, cluster\_entry, NULL));

Make options

**Compiler flags** 

pi\_cluster\_close(&cluster\_dev);

### #if !defined(CLUSTER) printf("\nHello from FC\n");

return 0;

### tatic void test\_kickoff(void \*arg)

int ret = test\_entry();
pmsis\_exit(ret);

#### int main()

return pmsis\_kickoff((void \*)test\_kickoff);

### > make clean all run VERBOSE=1 Have a look at the Makefile

#### APP = test APP\_SRCS += test.c

> cd tests/hello

ifdef USE\_CLUSTER
APP\_CFLAGS += -DCLUSTER -DNUM\_CLUSTER=\$(USE\_CLUSTER)
ifdef NUM\_CORES
APP\_CFLAGS += -DNUM\_CORES=\$(NUM\_CORES)
else
APP\_CFLAGS += -DNUM\_CORES=1
endif

APP\_CFLAGS += -0s -g APP\_LDFLAGS += -0s -g

include \$(RULES\_DIR)/pmsis\_rules.mk

### Rules to make target



## Run first simple test: An Hello from PULP!

#### #include "pmsis.h"

### #if defined(CLUSTER) void pe entry(void \*arg)

printf("\nHello from cluster\_id: %d, core\_id: %d\n", pi\_cluster\_id(), pi\_core\_id());

void cluster\_entry(void \*arg)

pi\_cl\_team\_fork((NUM\_CORES), pe\_entry, 0);

#### #end11

#### tatic int test\_entry()

#### f defined(CLUSTER)

struct pi\_device cluster\_dev; struct pi\_cluster\_conf cl\_conf; struct pi\_cluster\_task cl\_task;

pi\_cluster\_conf init(&cl\_conf); pi\_open\_from\_conf(&cluster\_dev, &cl\_conf); if (pi\_cluster\_open(&cluster\_dev))

return -1;

pi\_cluster\_send\_task\_to\_cl(&cluster\_dev, pi\_cluster\_task(&cl\_task, cluster\_entry, NULL));

pi\_cluster\_close(&cluster\_dev);

#if !defined(CLUSTER)
 printf("\nHello from FC\n");

eturn 0;

tatic void test\_kickoff(void \*arg)

int ret = test\_entry();
pmsis\_exit(ret);

#### int main()

return pmsis\_kickoff((void \*)test\_kickoff);

Include all runtime basic functions and libraries (rtos/pulpos/common/)





## Run first simple test: An Hello from PULP!

#### Finclude "pmsis.h"

### #if defined(CLUSTER) void pe entry(void \*arg)

printf("\nHello from cluster\_id: %d, core\_id: %d\n", pi\_cluster\_id(), pi\_core\_id());

void cluster\_entry(void \*arg)

pi\_cl\_team\_fork((NUM\_CORES), pe\_entry, 0);

### static int test entry()

- f defined(CLUSTER)
- struct pi\_device cluster\_dev; struct pi\_cluster\_conf cl\_conf; struct pi\_cluster\_task cl\_task;

pi\_cluster\_conf\_init(&cl\_conf); pi\_open\_from\_conf(&cluster\_dev, &cl\_conf); if (pi\_cluster\_open(&cluster\_dev))

return -1;

pi\_cluster\_send\_task\_to\_cl(&cluster\_dev, pi\_cluster\_task(&cl\_task, cluster\_entry, NULL));

pi\_cluster\_close(&cluster\_dev);

if !defined(CLUSTER)
 printf("\nHello from FC\n");

eturn 0; TIY:

### > cd tests/hello

tic void test\_kickoff(void \*arg)

int ret = test\_entry();
pmsis\_exit(ret);

#### int main()

return pmsis\_kickoff((void \*)test\_kickoff);

### An Hello from every core

Task fork on settable number of cores

 Cluster call, offload and close

> make clean all run USE\_CLUSTER=1 NUM\_CORES=8

## **Disassembled – Show the real code**

- \$ cd tests/hello
- \$ make clean all
- \$ make dis > test.s

Disassembly of section .text:

1c00809c <test kickoff>: 1c00809c: 1c001537 1c0080a0: 1141 1c0080a2: 86850513 1c0080a6: c606 1c0080a8: 2a8d 1c0080aa: 1c0017b7 1c0080ae: 4501 1c0080b0: 0c07a023 1c0080b4: 2259 1c0080b6 <main>:

1c0080b6: 1141 1c0080b8: c606 1c0080b8: 37cd lui a0,0x1c001 addi sp,sp,-16 addi a0,a0,-1944 # 1c000868 < \_\_DTOR\_END\_> sw ra,12(sp) jal 1c00821a <puts> lui a5,0x1c001 li a0,0 sw zero,192(a5) # 1c0010c0 <\_edata> jal 1c00823a <exit>

addi sp,sp,-16 sw ra,12(sp) jal lc00809c <test\_kickoff>

### TIY: > cd tests/hello

- > make clean all USE\_CLUSTER=1 CORES=8
- > make dis > test.s

# System Traces – What is it doing?

- \$ cd tests/hello
- \$ make clean all run runner\_args="-trace=<PATH>:log.txt"

 If <PATH>=.\*, every trace will be dumped in BUILD/PULP/GCC\_RISCV/ log.txt file. HUGE!

/sys/board/chip/< <b>PATH&gt;</b>	Description
cluster/pe0	Processing element, useful to see the IOs made by the core, and the instruction it executes. You can add <i>/iss</i> to just get instruction events
cluster/event_unit	Hardware synchronizer events, useful for debugging inter-core synchronization mechanisms
cluster/pcache	Shared program cache accesses
cluster/l1_ico	Shared L1 interconnect
cluster/I1/bankX	L1 memory banks (the X should be replaced by the bank number)
soc/l2	L2 memory accesses
cluster/dma	DMA events

# **Understanding GVSoC System Traces**

- 4890000: 489: [/sys/board/chip/soc/cluster/pe0/insn] M 1c001252 p.sw 0, 4(a5!) a5=10000010 a5:1000000c PA:1000000c
- <timestamp> <cycles> <path> <address> <instruction> <operands> <operands info>
- Where:
  - <timestamp> is the timestamp of the event in picoseconds
  - <cycles> is the number of cycles
  - path> is the path in the architecture where the event occurred
  - <address> is the address of the instruction
  - <instruction> is the instruction label
  - <operands> is the part of the decoded operands
  - <operands info> is giving details about the operands values and how they are used
- The timestamp is absolute. The cycle count is local to the frequency domain

## **Understanding GVSoC System Traces**

- 4890000: 489: [/sys/board/chip/soc/cluster/pe0/insn] M 1c001252 p.sw 0, 4(a5!) a5=10000010 a5:1000000c PA:1000000c
- <timestamp> <cycles> <path> <address> <instruction> <operands> <operands info>


### TIY: > cd tests/hello

> make clean all run runner\_args="--trace=insn"



## A little bit complex: Vector x Vector

 Compute the partial output results in the core, taking the input data from L2 memory and then store them back in L2



ETH zürich

#### int main(

// initialize matrix operands
task\_initMat();

#### Sifder PRINT\_MATRIX

printf("\n\nThis is the Matrix A\n"); print matrix(A, N); printf("\n\nThis is the Matrix B\n"); print\_matrix(B, N);

### #1Thdef STATS

//initialize performance counters
pi\_perf\_conf(

1 << PI\_PERF\_CYCLES | 1 << PI\_PERF\_INSTR

#### 11

// measure statistics on matrix operation
pi perf\_reset();
pi perf\_start();

### INIT\_STATS():

PRE\_START\_STATS();
START\_STATS();

for(int i=0; i<N;i++){
 task\_VectProdScalar(A[i], B, tempC, N);</pre>

### #iinder STATS

pi\_perf\_stop(); uint32\_t instr\_cnt = pi\_perf\_read(PI\_PERF\_INSTR); uint32\_t cycles\_cnt = pi\_perf\_read(PI\_PERF\_CYCLES);

printf("Number of Instructions: "d\nClock Cycles: "d\nCPI: "f"\n", instr\_cnt, cycles\_cnt, (float) cycles\_cnt/instr\_cnt);

STOP STATS();

ETH zürich

Select type of performance to measure

Start the counting

### Stop and read

#### int main(

// initialize matrix operands
task\_initMat();

Eifder PRINT\_MATRIX

printf("\n\nThis is the Matrix A\n"); print\_matrix(A, N); printf("\n\nThis is the Matrix B\n"); print\_matrix(B, N);

#### FENDLT FITTIDET STATS

//initialize performance counters
pi\_perf\_conf(

1 << PI\_PERF\_CYCLES | 1 << PI\_PERF\_INSTR

#### );

// measure statistics on matrix operation: pi\_perf\_reset(); pi\_perf\_start();

### INIT STATS();


PRE\_START\_STATS();
START\_STATS();

for(int i=0; i<N;i++){
 task\_VectProdScalar(A[i], B, tempC, N);</pre>

#### #Sinder STATS

pi\_perf\_stop(); uint32\_T\_instr\_cnt = pi\_perf\_read(PI\_PERF\_INSTR); uint32\_t\_cycles\_cnt = pi\_perf\_read(PI\_PERF\_CYCLES);

STOP STATS():



### Application to evaluate



- H zürich

#### typedet enum

PI PERF CYCLES	= 17, /*I< Total number of cycles (also includes the
PI_PERF_ACTIVE_	CYCLES = 0, /*!< Counts the number of cycles the core was

active (not sleeping). \*/ DT DEPF INSTR = 1 /#/< Counts the number of instructions evented

PI_PERF_INSTR	= 1, /-i< counts the humber of instructions executed
PI PERF LD STALL	= 2, /*!< Number of load data hazards. */
PI PERF JR STALL	= 3, /*!< Number of jump register data hazards. */
PI PERF IMISS	= 4, /*!< Cycles waiting for instruction fetches, i
number of instruc	tions wasted due to non-ideal caching. */
PI PERF LD	= 5, /*!< Number of data memory loads executed.
Misaligned access	
PI PERF ST	= 6, /*!< Number of data memory stores executed.
Misaligned access	
PI_PERF_JUMP jalr), */	= 7, /*I< Number of unconditional jumps (j, jal, jr
PI PERF BRANCH	= 8, /*!< Number of branches. Counts both taken and
not taken branche	
PI PERF BTAKEN	= 9, /*!< Number of taken branches. */
PI_PERF_RVC executed. */	= 10, /*!< Number of compressed instructions
DT DEBE ID EVT	- 12 /ile Mumber of memory loads to EVT executed

PI\_PERF\_LD\_EXT = 12, /\*!< Number of memory loads to EXT executed. Misaligned accesses are counted twice. Every non-TCDM access is considered external (cluster only). \*/

- PI\_PERF\_ST\_EXT = 13, /\*!< Number of memory stores to EXT executed. Misaligned accesses are counted twice. Every non-TCDM access is considered external (cluster only). \*/
- PI\_PERF\_LD\_EXT\_CYC = 14, /\*I< Cycles used for memory loads to EXT. Every non-TCDM access is considered external (cluster only). /

PI\_PERF\_ST\_EXT\_CYC = 15, /\*!< Cycles used for memory stores to EXT. Every non-TCDM access is considered external (cluster only). \*/ PI PERF TCDM CONT = 16, /\*!< Cycles wasted due to TCDM/log-intercond</pre>

ii perf event e;

### /rtos/pmsis/pmsis\_api/include/pmsis/ chips/default.h

Real chips have only 1 counter to be activated at the same time while other platforms could have one per event



#### int main()

// initialize matrix operands
task\_initMat();

### Eifder PRINT\_MATRIX

printf("\n\nThis is the Matrix A\n"); print matrix(A, N); printf("\n\nThis is the Matrix B\n"); print\_matrix(B, N);

### #inder STATS

//initialize performance counters
pi\_perf\_conf(
 1 << PI PERF CYCLES |
</pre>

1 << PI\_PERF\_INSTR

### // measure statistics on matrix operatio pi perf\_reset(); pi perf\_start();

INIT\_STATS();

```
PRE_START_STATS();
START_STATS();
```

for(int i=0; i<N;i++){
 task\_VectProdScalar(A[i], B, tempC, N);</pre>

### #Sinder STATS

pi\_perf\_stop(); uint32\_t instr\_cnt = pi\_perf\_read(PI\_PERF\_INSTR); uint32\_t cycles\_cnt = pi\_perf\_read(PI\_PERF\_CYCLES);

printf("Number of Instructions: %d\nClock Cycles: %d\nCPI: %f%f\n", instr\_cnt, cycles\_cnt, (float) cycles\_cnt/instr\_cnt);

STOP STATS();


### TIY: > cd tests/perf/matmult > make clean all run VERBOSE\_PERF=1

SPOILER: Load stalls are the problem of the differences between instructions and cycles!


## A little bit complex: Ram Transfers

First compute the partial output results in the core, taking the input data from L2 memory and then store them back in L2

 Copy partial output results in HYPERRAM, going through the LIC, µDMA and then HyperBus



## **Ram Transfers – Sync or Async**



static struct pi\_task ram\_write\_tasks[N]; static int count = 0; // Callback for asynchronous ram write static void end of tx(void \*arg)

printf("End of %d TX \n", count); count++;

### How can we choose between them?

Let's see again the performance

TIY: > cd tests/perf/double\_buffering > make clean all run DB=1



### **µDMA Messages**

3614086176:       87185:                 3614086176:       87185:                 3615639286:       87275:                 3615639286:       87275:                 3616053555:       87286:                 3616267824:       87297:                 361839286:       87426:                 3619053321:       87440:                 361926027:       87454:                 3619501338:       87463:                 361950138:       87463:                 361950138:       87463:                 361950138:       87463:                 3619676649:       87472:                 3619851960:       87481:                 3620027271:       87490:                 3620222061:       87500:                 3620533725:       87516:                 3620533725:       87516:                 3620790936:       87525:                 3621118095:       87546:                 3621312885:       87556:                 362132285:       87567:                 3621527154:       87567:	34m/sys/board/chip/soc/udma/trace 34m/sys/board/ch	<pre>[m] UDMA access (offset: 0x0, size: 0x4, is write: 1) [m] Writing clock-enable register (current_value: 0x0, new_value: 0x80) [m] Activating periph (periph: 7) [m] UDMA access (offset: 0x600, size: 0x4, is write: 1) [m] UDMA access (offset: 0x60c, size: 0x4, is write: 1) [m] UDMA access (offset: 0x60c, size: 0x4, is write: 1) [m] UDMA access (offset: 0x60c, size: 0x4, is write: 1) [m] UDMA access (offset: 0x60c, size: 0x4, is write: 1) [m] UDMA access (offset: 0x60c, size: 0x4, is write: 1) [m] UDMA access (offset: 0x624, size: 0x4, is write: 1) [m] UDMA access (offset: 0x624, size: 0x4, is write: 1) [m] UDMA access (offset: 0x428, size: 0x4, is write: 1) [m] UDMA access (offset: 0x438, size: 0x4, is write: 1) [m] UDMA access (offset: 0x438, size: 0x4, is write: 1) [m] UDMA access (offset: 0x438, size: 0x4, is write: 1) [m] UDMA access (offset: 0x438, size: 0x4, is write: 1) [m] UDMA access (offset: 0x438, size: 0x4, is write: 1) [m] UDMA access (offset: 0x438, size: 0x4, is write: 1) [m] UDMA access (offset: 0x438, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, size: 0x4, is write: 1) [m] UDMA access (offset: 0x418, s</pre>
	34m/sys/board/chip/soc/udma/hyper0 34m/sys/board/chip/soc/udma/hyper0 tx/trace	[0m] Fetching new request from 0 (cfg setup: 0, nb_tran: 1) [0m] Enqueueing new transfer (req: 0x55d2ac944820, addr: 0x1c0011c4, size: 0x2, transfer size: 8bits, continuous: 0)

From the activation of the hyperbus module to the enqueueing of the first request are passed 382  $\mu$ DMA cycles and 7,441  $\mu$ s

### **µDMA Messages**

1480197236: 85826: [ 1480197236: 85826: [	[34m/sys/board/chip/soc/udma/trace [34m/sys/board/chip/soc/udma/trace	<pre>(0m] Writing clock-enable register (current value: 0x2, new_value: 0x0)         [0m] Dectivating periph (periph: 1)</pre>
3613852428: 87173:	<pre>134m/sys/board/chip/soc/udma/trace</pre>	-diril [0m] UDMA access (offset: 0x0, size: 0x4, is write: 0)
3614086176: 87185:	<pre>(10)[34m/sys/board/chip/soc/udma/trace</pre>	- Millio [0m] UDMA access (offset: 0x0, size: 0x4, is write: 1)
3614086176: 87185: [	<pre>[34m/sys/board/chip/soc/udma/trace</pre>	[0m] Writing clock-enable register (current value: 0x0, new value: 0x80)
3614086176: 87185:	<pre>[34m/sys/board/chip/soc/udma/trace</pre>	(0m) Activating periph (periph: 7)
3615644496: 87265: [	<pre>134m/sys/board/chip/soc/udma/trace</pre>	<pre>dot UDMA access (offset: 0x608, size: 0x4, is write: 1)</pre>
3615839286: 87275: [	<pre>134m/sys/board/chip/soc/udma/trace</pre>	<pre>disting[0m] UDMA access (offset: 0x620, size: 0x4, is write: 1)</pre>
3616853555: 87286:	<pre>[34m/sys/board/chip/soc/udma/trace</pre>	[9m] UDMA access (offset: 0x60c, size: 0x4, is write: 1)
3616267824: 87297:	<pre>110-[34m/sys/board/chip/soc/udma/trace</pre>	[6m] UDMA access (offset: 0x60c, size: 0x4, is write: 1) [6m] UDMA access (offset: 0x604, size: 0x4, is write: 1) [6m] UDMA access (offset: 0x604, size: 0x4, is write: 1)
3618789615: 87426:	<pre>34m/sys/board/chip/soc/udma/trace</pre>	[0m] UDMA access (offset: 0x620, size: 0x4, is write: 1)
3619053321: 87440:	<pre>lib [34m/sys/board/chip/soc/udma/trace</pre>	<pre>dia [0m] UDMA access (offset: 0x624, size: 0x4, is write: 0)</pre>
3619326027: 87454:	<pre>10 [34m/sys/board/chip/soc/udma/trace</pre>	(0m) UDMA access (offset: 0x428, size: 0x4, is write: 1) (0m) UDMA access (offset: 0x42c, size: 0x4, is write: 1) GCC/udma.txt
3619501338: 87463:	<pre>134m/sys/board/chip/soc/udma/trace</pre>	[0m] UDMA access (offset: 0x42c, size: 0x4, is write: 1) GOO/UUIIId.LXL
3619676649: 87472: [	<pre>llo [34m/sys/board/chip/soc/udma/trace</pre>	[0m] UDMA access (offset: 0x430, size: 0x4, is write: 1)
3619851960: 87481: [	<pre>rlb=[34m/sys/board/chip/soc/udma/trace</pre>	<pre>disting[Bm] UDMA access (offset: 0x434, size: 0x4, is write: 1)</pre>
3620027271: 87490: [	<pre>illo[34m/sys/board/chip/soc/udma/trace</pre>	<pre>defile [0m] UDMA access (offset: 0x438, size: 0x4, is write: 1)</pre>
3620222061: 87500: [	<pre>lb=[34m/sys/board/chip/soc/udma/trace</pre>	<pre>db LD&gt; [0m] UDMA access (offset: 0x43c, size: 0x4, is write: 1)</pre>
3620533725: 87516: [	<pre>lime[34m/sys/board/chip/soc/udma/trace</pre>	docimo [0m] UDMA access (offset: 0x418, size: 0x4, is write: 1)
3628533725: 87516: [	<pre>ill=[34m/sys/board/chip/soc/udma/hyper0</pre>	<pre>dmillo [0m] Accessing CA setup register (value: 0x1, id: 0)</pre>
3628789836: 87525: [	<pre>134m/sys/board/chip/soc/udma/trace</pre>	<pre>dmlu [0m] UDMA access (offset: 0x41c, size: 0x4, is_write: 1)</pre>
3621118095: 87546: [	<pre>134m/sys/board/chip/soc/udma/trace</pre>	<pre>dom [0m] UDMA access (offset: 0x40c, size: 0x4, 1s_write: 1)</pre>
3621118895: 87546: [	<pre>ib=[34m/sys/board/chip/soc/udma/hyper0</pre>	<pre>dislim [6m] Accessing TX start address register (value: 0xIc00IIc4, id: 0)</pre>
3621312885: 87556: [	<pre>lb&gt;[34m/sys/board/chip/soc/udma/trace</pre>	[Bm] UDMA access (offset: 0x410, size: 0x4, is write: 1)
3621312885: 87556: [	<pre>ill=[34m/sys/board/chip/soc/udma/hyper0</pre>	<pre>dmile (0m] Accessing TX size register (value: 0x2, id: 0)</pre>
3621527154: 87567: [	💷 [34m/sys/board/chip/soc/udma/trace	<pre>dbile [0m] UDMA access (offset: 0x414, size: 0x4, is write: 1)</pre>
3621527154: 87567: [	<pre>lb&gt;[34m/sys/board/chip/soc/udma/hyper0</pre>	<pre>dim [6m] Accessing TX cfg register (value: 0x10, id: 0)</pre>
3621527154: 87567:	<pre>lb=[34m/sys/board/chip/soc/udma/hyper0</pre>	[0m] Setting cfg register (continuous: 0, size: Bbits, enable: 1, clear: 0)
3621527154: 87567:	llo[34m/sys/board/chip/soc/udma/hyper0	<pre>doi:10 [0m] Fetching new request from 0 (cfg_setup: 0, nb_tran: 1)</pre>
3621527154: 87567:	<pre>[34m/sys/board/chip/soc/udma/hyper0_tx/trace</pre>	<pre>deline [0m] Enqueueing new transfer (req: 0x55d2ac944820, addr: 0x1c0011c4, size: 0x2, transfer size: 8bits, continuous: 0)</pre>

### TIY: > cd tests/perf/double\_buffering > make clean all run DB=1 runner\_args="--trace=soc/udma:udma.txt"

## VCD Traces – More human readable

- Many more details in the gvsoc documentation <u>https://gvsoc.readthedocs.io/en/latest/vcd\_traces.html#</u> about the concepts (not updated for all the commands)
  - \$ cd tests/perf/double\_buffering
  - \$ make clean all run runner\_args="--vcd"
- This command will create a VCD file at BUILD/PULP/RISCV\_GCC/all.vcd and a file at BUILD/PULP/RISCV\_GCC/view.gtkw
- Terminal will print out the command to open the latter with Gtkwaves

## VCD Traces – More human readable

- Many more details in the gvsoc documentation <u>https://gvsoc.readthedocs.io/en/latest/vcd\_traces.html#</u> about the concepts (not updated for all the commands)
  - \$ cd tests/perf/double\_buffering
  - \$ make clean all run runner\_args="--vcd"

TIY: > cd tests/perf/double\_buffering > make clean all run DB=1 runner\_args="--vcd" > gtkwave <INSTALLATION\_PATH>/pulpsdk/tests/hello/BUILD/PULP/GCC\_RISCV/view.gtkw

### VCD Traces - µDMA vs. CORE

