

On-Demand Redundancy Grouping (ODRG)



Selectable Soft-Error Tolerance for a Multicore Cluster

Michael Rogenmoser¹, Nils Wistoff¹, Pirmin Vogel², Frank K. Gürkaynak¹, Luca Benini^{1,3}
¹ETH Zurich; ²lowRISC; ³University of Bologna

ETH zürich

Radiation in Space

High-energy particles can cause bits to flip





State-of-the-Art Mitigation

- Double/Triple Modular Redundancy (DMR/TMR)
- ARM TCLS [1]
- Software Redundancy


We present a RISC-V multicore cluster that leverages the tradeoff between redundancy mechanisms and performance.

ODRG is an augmentation to open-source RISC-V clusters, allowing a six-core cluster to operate as **two fault-tolerant cores** or **six individual cores** for high performance, with limited overhead to switch between these modes at run-time.

Our Approach: ODRG



asic.ethz.ch




Soft-Error Tolerant Mode

2-core cluster with full fault tolerance


- All cores receive identical inputs
- All outputs are majority voted
- Mismatch triggers **re-synchronization**

Switching requires
<40'000 cycles
 (160ns @250MHz)



Performance Mode

6-core cluster for high performance



2.96x speedup
 for non-redundant applications

Tasks with >60'000 cycles benefit

Try it out on [pulp-platform](https://github.com/pulp-platform/pulp-platform/tree/master/redundancy_cells) github.com/pulp-platform/pulp-platform/tree/master/redundancy_cells

References:
 [1] X. Ilarbe et al., "The Arm Triple Core Lock-Step (TCLS) Processor," ACM Transactions on Computer Systems, vol. 36, no. 3, pp. 1–30, Aug. 2019.