
On-Demand Redundancy Grouping (ODRG) Selectable Soft-Error Tolerance for a Multicore Cluster

Michael Rogenmoser¹, Nils Wistoff¹, Pirmin Vogel², Frank K. Gürkaynak¹, Luca Benini^{1,3} ¹ETH Zurich; ²lowRISC; ³University of Bologna


ETHzürich



We present a RISC-V multicore cluster that leverages the tradeoff between redundancy mechanisms and performance.


ODRG is an augmentation to open-source RISC-V clusters, allowing a six-core cluster to operate as two fault-tolerant cores or six individual cores for high performance, with limited overhead to switch between these modes at run-time.


Our Approach: ODRG



State-of-the-Art Mitigation

- Double/Triple Modular Redundancy (DMR/TMR)
- ARM TCLS [1]
- Software Redundancy





Soft-Error Tolerant Mode

2-core cluster with full fault tolerance

- All cores receive identical inputs
- All outputs are majority voted
- Mismatch triggers re-synchronization

Switching requires <40'000 cycles (160ns @250MHz)



Run Error recovery **Majority Voter** State restored detects mismatch 700 cycles → continue → interrupts cores (2.8ns @250MHz)

Cores reset

Reload

Registers loaded back into cores with SW

Unload


memory through voter

Registers stored into ECC → clears faults

2.96× speedup for non-redundant applications

Performance Mode

Tasks with >60'000 cycles







@pulp_platform





michaero@iis.ee.ethz.ch

