

Working with RISC-V from open ISA to open Architecture to open Hardware

Part 1 of 5: Introduction to RISC-V ISA

Luca Benini Davide Rossi <luca.benini@unibo.it>

<davide.rossi@unibo.it>













Summary


- Part 1 Introduction to RISC-V ISA
 - What RISC-V is about
 - Description of ISA, and basic principles
 - Simple 32b implementation (lbex by LowRISC)
 - How to extend the ISA (CV32E40P by OpenHW group)
- Part 2 Advanced RISC-V Architectures
- Part 3 PULP concepts
- Part 4 PULP Extensions and Accelerators
- Part 5 PULP based chips








- Started by UC-Berkeley in 2010
- Contract between SW and HW
 - Partitioned into user and privileged spec
 - External Debug
- Standard governed by RISC-V foundation
 - ETHZ is a founding member of the foundation
 - Necessary for the continuity
- Defines 32, 64 and 128 bit ISA
 - No implementation, just the ISA
 - Different implementations (both open and close source)
- At ETHZ+UNIBO we specialize in efficient implementations of RISC-V cores






Debug








RISC-V maintains basically a PDF document



ISA defines the instructions that processor uses



https://godbolt.org/



RISC-V Ecosystem

- Binutils upstream
- GCC upstream
- LLVM upstream
- Simulator:
 - "Spike" reference
 - QEMU, Gem5
- OpenOCD

- OS
 - Linux, sel4, freeRTOS, zephyr
- Runtimes
 - Jikes, Ocaml, Go
- SW maintained by different parties
 - Binutils and GCC by Sifive a Berkeley start-up



H Zürich



RISC-V ISA is divided into extensions

- Integer instructions (frozen)
- E Reduced number of registers
- Multiplication and Division (frozen)
- A Atomic instructions (frozen)
- F Single-Precision Floating-Point (frozen)
- Double-Precision Floating-Point (frozen)
- C Compressed Instructions (frozen)
- X Non Standard Extensions

- Kept very simple and extendable
 - Wide range of applications from IoT to HPC
- RV + word-width + extensions
 - RV32IMC: 32bit, integer, multiplication, compressed
- User specification:
 - Separated into extensions, only I is mandatory
- Privileged Specification (WIP):
 - Governs OS functionality: Exceptions, Interrupts
 - Virtual Addressing
 - Privilege Levels







- Foundation members work in task-groups
- Dedicated task-groups
 - Formal specification
 - Memory Model
 - Marketing
 - External Debug Specification
- ETH Zurich also contributes
 - Bit manipulation
 - Packed SIMD, DSP

- Q Quad-precision Floating-Point
- L Decimal Floating Point
- **B** Bit Manipulation
- Transactional Memory
- P Packed SIMD
- J Dynamically Translated Languages
- V Vector Operations
- N User-Level Interrupts



What is so special about RISC-V

RISC-V base ISAs have either little-endian or big-endian memory systems, with the privileged architecture further defining bi-endian operation. Instructions are stored in memory as a sequence of 16-bit little-endian parcels, regardless of memory system endianness. Parcels forming one instruction are stored at increasing halfword addresses, with the lowest-addressed parcel holding the lowest-numbered bits in the instruction specification.

We originally chose little-endian byte ordering for the RISC-V memory system because littleendian systems are currently dominant commercially (all x86 systems; iOS, Android, and Windows for ARM). A minor point is that we have also found little-endian memory systems to be more natural for hardware designers. However, certain application areas, such as IP networking,

- Major design decisions have been properly motivated and explained
- Reserved space for extensions, modular
- Open standard, you can help decide how it is developed



The FREEDOM in RISC-V is implementation

- You can access all ISAs without (many) restrictions
 - SW tools need to be developed so that they can generate code for that ISA
- Most ISAs are closed. Only specific vendors can implement it
 - To use a core that implements an ISA, you have to license/buy it from vendor
 - Open source SW (for the ISA) is possible but building HW is not allowed

RISC-V

Integer Register-Register Operations

RV32I defines several arithmetic R-type operations. All operations read the val and val registers as source operands and write the result into register vd. The funct7 and funct3 fields select the type of operation.

11	25-24	20.19	15 14	12.11	7.6 0
funct7	196	2 ral	funct3	nd	opcode
7	- 5	5	3-	5	7.
000000	H) str	 sm:1 	ADD/SLT/S	SUTTI dest	OP

ADD

Add without Carry.

Syntax

ADD(S)(cond) (Rd), Rn, Operand2 ADD(cond) (Rd), Rn, #imm12; T32, 32-bit encoding only







Are RISC-V processors better than XYZ?

- Actual performance depends on the implementation
 - RISC-V does not specify implementation details (on purpose)
- Modern design, should deliver comparable performance
 - If implemented well, it should perform as well as other modern ISA implementations
 - In our experiments, we see **no major weaknesses** when compared to other ISAs
 - It also is not magically 2x better
- High-end processor performance is not so much about ISA
 - Implementation "details" like microarchitecture, memory hierarchy, target technology, power management are more important.







What is not so good about RISC-V?

Still in development

- Some standards (privilege, vector, debug etc.) still being refined, adjusted.
- Tools and development environment needs to catch up.

No canonical implementation ("the" RISC-V core)

■ It is free to implement, so many people did so, resulting in many cores

Higher end (out of order, superscalar) cores not yet mature

- In theory there is nothing to prevent a RISC-V based Linux laptop.
- It will take some more time until RISC-V implementations can compete with other commercial processors (which needed hundreds of man months of work)
- Getting there (Alibaba XT910, SiFive P550, Esperanto ET-Maxion, Semidynamics Avispado, Rivos ??? and more coming every day!)



Reduced Instruction Set: all in one page

Free & Open Reference Card

Dase Integer		TUCHOHS. KVJ.					_		nvineejee.			
Category Name	Fmt	RV32I Base	е	+RV{(54,128}		Catego	ry	Name	R		
.oads Load Byte		LB rd,rsl,i	mm				CSR Ac		Atomic R/W	CSRRW	rd,csr	
Load Halfword	1	LH rd,rsl,i					1		ad & Set Bit	CSRRS	rd,csr	
Load Word		LW rd,rsl,i		L{D[Q})	d,rsl,	imm			& Clear Bit		rd,csr	
Load Byte Unsigned		LBU rd,rsl,i			,,				c R/W Imm	CSRRWI		
				le continue		,	A 8					
Load Half Unsigned				L{W D}U	rd,rs1,	imm		c Read	a clayn n	(2)	e,csr	
Stores Store Byte		SB rs1,rs2,							eur Lit ,m.n.		Ld, CST	,imm
Store Halfword		SH rs1,rs2,						e Level	Env. Call			
Store Word	S	SW rsl,rs2,	imm	S{D Q} 1	rsl,rs2	, imm	Env	ronment	Br B point	PERPAK		
Shifts Shift Left	R	SLL rd.rsl.r	:s2	SLL(W D)	d,rsl,	rs2		Environn	ne N'A L V A	0 L 0-		
Shift Left Immediate	I	SLLI rd,rs1,s	shamt	SLLI(W D)	cd,rs1,	shan	Trap Re	edirect to	o Supervisor	MRTS		
Shift Right	R	SRL rd,rsl,r			d,rs1,				Hypervisor			
Shift Right Immediate		laar rll .		SRLI(W D)					Supervisor			
Shift Right Arithmetic	D	RA rd,rs1,r			d,rs1,				for Interrupt			
	Y											
Shift Right Arith Imm		SRAI rd,rs1,s			rd,rsl,		MMU	Superv	isor FENCE	SEENCE	.VM rsi	
Arithmetic ADD					d,rsl,							
ADD Immediate		ADDI rd,rsl,i		ADDI{W D}	d,rs1,	imm						
SUBtract		SUB rd,rsl,r	rs2									
Load Upper Imm		LUI rd, imm		Option	al Com	pres	sed (10	5-bit) In	struction	n Exte	nsion: F	RVC
Add Upper Imm to PC		'AUIPC rd,imm		Category		Fmt		RVC			/I equiva	
Logical XOR		XOR rd,rs1,r	ra2		ad Word	CL	C.LW	rd',rs	1 ' . i mm		rsl',i	
XOR Immediate		(XORI rd,rs1,i			Word SP	CI	C.LWSP	rd,imm			sp,imm*	
OR		OR rd,rsl,r			d Double	CL	C.LD	rd',rs			rsl',i	
OR Immediate		ORI rd,rs1,i	mm	Load D	ouble SP	CI	C.LDSP	rd, imm		LD rd,	sp,imm*	В
AND	-	AND rd,rsl,r	rs2	Lo	ad Quad	CL	C.LQ	rd',rs	1',imm	LQ rd'	,rsl',in	nm*16
AND Immediate		ANDI rd,rsl,i	imm	Load	Quad SP	CI	C.LQSP	rd, imm		LQ rd,	sp,imm*	16
Compare Set <		SLT rd,rs1,r		Stores Sto	re Word	CS	C.SW	rsl',r	s2',imm	SW rsl	',rs2',	i.mm*4
Set < Immediate		SLTI rd,rs1,i			Word SP	CSS	C.SWSP	rs2,im			,sp,imm	
Set < Unsigned		SLTU rd,rs1,r			e Double	CS	C.SD		s2',imm		',rs2',	
Set < Imm Unsigned					ouble SP	CSS	C.SDSP	rs2,im			,sp,imm	
3ranches Branch =		BEQ rs1,rs2,			re Quad	CS	C.SQ	rsl',r	s2',imm		',rs2',	
Branch ≠		BNE rs1,rs2,			Quad SP	653	e)M	nre	SSE		,sp,imm	
Branch <	100	BLT rs1,rs2, BGE rs1,rs2,		Arithmetic	ADD	L - A				-	rd,rd,r	
Branch ≥					DD Word	CR	C.ADDW	rd,			rd,rd,i	
Branch < Unsigned	IS 3	BLTU rs1,rs2,		ADD Im	med ⁱ nte	CI	C.ADDI	rd,	imm	ADDX	rd,rd,i	nm
Branch ≥ Unsigned	SB	BGEU rs1,rs2,	imm	ADD W	ord In a	16	d also r	CTIC	Me	A DIW	rd, rd, in	mm
Jump & Link J&L		JAL rd,imm		ADD SP In			LALL				sp,sp,i	
Jump & Link Register	UJ	JALR rd,rs1,i	mm	ADD SP	Imm * 4	CIW	C.ADDI4	ISPN rd'	, i.mm		rd',sp,	
Synch Synch thread	I	FENCE			mediate	CI	C.LI	rd,			rd,x0,i	
Synch Instr & Data	I	FENCE.I		Load Up		CI	C.LUI	rd,			rd,imm	
System System CALL	T	SCALL		Loud Op	MoVe	CR	C.MV	rd,			rd, rs1,:	v 0
System BREAK		SBREAK			SUB	CR	C.SUB	rd,			rd,rsı,:	
Counters ReaD CYCLE	I I			Shifts Shift I		CI	C.SLLI					
	1 1			Branches B				rd,			rd,rd,i	
ReaD CYCLE upper Hal		RDCYCLEH rd				CB	C.BEQZ		',imm		rsl',x0	
ReaD TIME		RDTIME rd			ranch#0	CB	C.BNEZ		',imm		rsl',x0	,imm
ReaD TIME upper Hal		RDTIMEH rd		Jump	Jump	CJ	C.J	imm			x0,imm	
ReaD INSTR RETired		RDINSTRET rd			Register	CR	C.JR	rd,	rsl	JALR	x0,rs1,	0
ReaD INSTR upper Hal	T	RDINSTRETH rd		Jump & Lin		CJ	C.JAL	imm		JAL	ra,imm	
				Jump & Link	Register	CR	C.JALR	rsl		JALR	ra,rsl,	0
				System Env	BREAK	CI	C.EBREA			EBREAK		
	22.64	t Instruction Fo		C. Fertenin Edit	JALAK	CI		21/				
		t Instruction Fo				cn	15 14 13	12 11	10 9 8 3	6 5	4 3 2	1 0
31 30 25 2					6 0	CR	funct		rd/rs1		rs2	op
R funct7	IS		funct3	rd	opcode	CI	funct3	imm	rd/rs1		mm	op
I imm 11:		rs1 f	funct3	rd	opcode	CSS	funct3		mm		rs2	op
S imm[11:5]	19	2 rs1 f	funct3	imm[4:0]	opcode	CIM	funct3		imm		rd'	op
SB imm[12] imm[10:5]	75			imm[4:1] imm[11]	opcode	CL	funct3	imm	rs1'	imm	rd'	op
- minutage		701			I -F -o-ac			-				

			32	-bit	Instr	uction	Format														
	31	30 :	25 24	21	20	19		2 11 8	7	6 0	CR	15 14 13	12	11 10	9 8	7 6	5	4 3	2	ž	ε
R	fur	ict7		rs2		rsl	funct3		rd	opcode	CI	funct3	imm		i/rs1 l/rs1	-		s2 nm	\dashv	op	
1			11:0			rsl	funct3		rd	opcode	CSS	funct3		imm			1	s2		op	
s	imm			rs2		rsl	funct3	ims	14:0]	opcode	CIM	funct3			mm			rd'		op	>
SB	imm[12]	imm[10:5]		rs2		rsi	funct3	imm 4:1	imm[11	opcode	CL	funct3		nm	rsl		nm	rd'		op	
U			in	nm 31:	[2]			1	rd	opcode	cs	funct3		ım	rs1		nm	rs2'	-	op	
UJ	funct7 rs2 imm[11:0] imm[11:5] rs2 imm[12] imm[10:5] rs2 imm[31:12]		nm[11]	imm	[19:12]	rd		opcode	CB	funct3	offset rs1'			offset		\rightarrow	op				
											CJ	Tunceo			Jump	emgee			_	OP	-

RISC-V Integer Base (RV321/641/128I), privileged, and optional compressed extension (RVC). Registers x1-x31 and the pc are 32 bits wide in RV321, 64 in RV641, and 128 in RV1281 (x0=0). RV641/1281 add 10 instructions for the wider formats. The RV1 base of <50 classic integer RISC instructions is required. Every 16-bit RVC instruction matches an existing 32-bit RVI instruction. See risc.org.

								~ -
			3/241454	COLUMN ASSESSMENT AND ADDRESS OF THE PARTY O		ERSON STATE	CHARLES AND A STATE OF THE STAT	
Category	Name	Fint	RV32M	(Multiply-Divide)		+RV(64	,128}	
Multiply	MULtiply	R	MUL	rd,rs1,rs2	MUL{W}D	} r	d,rsl,rs2	
	ULtiply upper Half	R	MULH	rd,rs1,rs2			_	
	tiply Half Sign	- R	ticky		M		_	
	ply upper Hal	Ш	HISIV	/DIVIGE	(IVI)		_	
Divide	DIVide	R	DIV	rd,rs1,rs2	DIA[M D	} r	d,rs1,rs2	
	DIVide Unsigned		DIVU	rd,rs1,rs2				
Remainder	REMainder	R	REM	rd,rs1,rs2	REM(W)D	} = x	d,rs1,rs2	
RF	Mainder Unsigned	1 12	IDEMII	rd.rel.re2	DEMINIST.	D1 ==	d rel rel	
	- Op		BI AROTHIC AL		OR AVA			
Category	Name	Fint	RV.	32A (Atomic)		+RV{64	,128}	
Load	Load Reserved	R	LR.W	rd,rs1	LR. [D]Q	} r	d,rsl	
Store	Store Conditional	R	SC.W	rd,rsl,rs2	SC. (Dig		d,rs1,rs2	
Swap	SWAP	R	AMOSWAP.W	rd,rsl,rs2	AMOSWAP		d,rs1,rs2	
Add	ADD	R	AMOADD.W	rd,rsl.rs2	AMOADD.		d,rs1,rs2	
Logical	Ato	77	V TO THE V	tension	OX/ R		d,rsl,rs2	
		B	CALEX		- DAL 0/		d,rsl,rs2	
	OR	R	AMOOR.W	rd,rsl,rs2	AMOOR. (ples r	d,rs1,rs2	
Min/Max	MINimum	R	AMOMIN.W	rd,rs1,rs2	AMOMIN.	{D Q} D	d,rs1,rs2	
	MAXimum	R	AMONAX.W	rd,rs1,rs2	AMONAX.	(D Q) p	d,rs1,rs2	
M	INimum Unsigned	R	AMOMINU.W	rd,rs1,rs2	AMOMINU	.(D Q) p	d,rs1,rs2	
M.	AXimum Unsigned	R	AHONAXU.W	rd,rs1,rs2	AMONAXU	- (Dio) r	d,rs1,rs2	
		no service		NARANTWEININ MONTH OVER 1811	IIISS W. W. W.	. K V L/L - W	RVU	
Category	Name	Fent	RV32/FIDIO) (HP/SP.DP.OP FI Pt	1	+RV464	1283	
	Move from integer	P	TMV. (H S).2	rd,rs1	FMV. (D)	01.8	rd,rs	
	Move to Integer	R	MV.X.(H S)		FMV.X.		rd,rs	
Convert	Convert from Int		FCVT. (H S)			SDQ}.		
Convert	from Int Unsigned	P	CVT. (H S I	Q}.WU rd,rsl			(L T)U rd,rs	
	Convert to Int		CVT.W. (H)S				[D Q) rd,rs	
Conve	ert to Int Unsigned	P	CVT.WU. (H)	S D Q} rd,rs1	PCVT. (L	imau.zmi	SiDiol rd.rs	
Load	Load	7	FT (W. D. O.)	rd,rsl,imm			RISC-V Callii	g Convention
Store	Store	5	S{W,D,Q}	rs1,rs2,imm	Register	ABI Name		Description
Arithmetic	ADD	F	ADD. (SID)		×0	zero		Hard-wired zero
	SUBtract	2	SUB. (S D C	rd,rsl,rs2	x1	ra	Caller	Return address
	MULtiply	R	MUL. (S D)	} rd,rs1,rs2	×2	sp	Callee	Stack pointer
	DIVide		PDIV. (S D C		×3	920		Global pointer
	SQuare RooT	D-	SORT. (S D	Q} rd,rsl	x4	tp		Thread pointer
Mul-Add	Multiply-ADD	R	FMADD. (S D	Q} rd,rsl,rs2,rs	x5~7	t:0-2	Caller	Temporaries
	Multiply-SUBtract		MSUB. (S D		x8	s0/fp	Callee	Saved register/frame pointer
	Multiply-SUBtract	1	IMMSUB. (S D	Q} rd,rs1,rs2,rs	×9	81	Callee	Saved register
	ative Multiply-ADD	I.	. NMADD. (SI	Q} rd,rsl,rs2,rs	x10-11	a0-1	Caller	Function arguments/return value
Sign Inject		E	D SGNJ. (S D	Q} rd,rsl,rs2	×12-17	a2-7	Caller	Function arguments
Neg	ative SiGN source	n		Q) rd,rs1,rs2	x18-27	s2-11	Callee	Saved registers
	Xor SiGN source	Ph.	SGNJX. (S)	(Q) rd,rs1,rs2	x28-31	t3-t6	Caller	Temporaries
Min/Max	MiNimum		FMIN. (S D)		f0-7	ft0-7	Caller	FP temporaries
	MAXimum	-	PAX. (S D C)} rd,rs1,rs2	f8-9	fs0-1	Callee	FP saved registers
Compare	Compare Float =	P	EQ. (S D Q)	rd,rs1,rs2	£10-11	fa0-1	Caller	FP arguments/return values
	Compare Float <		IFLT. (S D Q)		f12-17	fa2-7	Caller	FP arguments
	Compare Float ≤	-81	LE. (S D Q)	rd,rs1,rs2	f18-27	fs2-11	Callee	FP saved registers
Categorizat	tion Classify Type	F	D CLASS. (S)	Q} rd,rsl	f28-31	ft8-11	Caller	FP temporaries
Configurati	on Read Status		RCSR	rd			***************************************	* Annual Control of the Control of t
	ad Rounding Mode	R	A FRRM	rd				
	Read Flags	R	FRFLAGS	rd				
	Swap Status Reg	-	SCSR	rd,rsl				
Swi	ap Rounding Mode	R	FSRM	rd,rsl				
	Swap Flags	R	FSFLAGS	rd,rs1				
Swap Ro	unding Mode Imm	I	FSRMI	rd, imm				

RISC-V calling convention and five optional extensions: 10 multiply-divide instructions (RV32M); 11 optional atomic instructions (RV32A); and 25 floating-point instructions each for single-, double-, and quadruple-precision (RV32F, RV32D, RV32Q). The latter add registers f0-f31, whose width matches the widest precision, and a floating-point control and status register fest. Each larger address adds some instructions: 4 for RVM, If for RVA, and 6 each for RVF/D/Q. Using regex notation, {} means set, so L{D}Q} is both LD and LQ. See risc.org. (8/21/15 revision)





-III Zürich

RISC-V Architectural State

- There are 32 registers, each 32 / 64 / 128 bits long
 - Named x0 to x31
 - x0 is hard wired to zero
 - There is a standard 'E' extension that uses only 16 registers (RV32E)
- In addition one program counter (PC)
 - Byte based addressing, program counter increments by 4/8/16
- For floating point operation 32 additional FP registers
- Additional Control Status Registers (CSRs)
 - Encoding for up to 4'096 registers are reserved. Not all are used.





RISC-V Instructions four basic types

- R register to register operations
- operations with immediate/constant values
- S / SB operations with two source registers
- U / UJ operations with large immediate/constant value

31 2	25 24 20	19 1	14 1	11	6	0
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11	:)]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
	imm[31:12			$_{ m rd}$	opcode	U-type



-I'H zürich





Encoding of the instructions, main groups

- Reserved opcodes for standard extensions
- Rest of opcodes free for custom implementations
- Standard extensions will be frozen/not change in the future

inst[4:2]	000	001	010	011	100	101	110	111
inst[6:5]								(> 32b)
00	LOAD	LOAD-FP	custom-0	MISC-MEM	OP-IMM	AUIPC	OP-IMM-32	48b
01	STORE	STORE-FP	custom-1	AMO	OP	LUI	OP-32	64b
10	MADD	MSUB	NMSUB	NMADD	OP-FP	reserved	custom-2/rv128	48b
11	BRANCH	JALR	reserved	JAL	SYSTEM	reserved	custom-3/rv128	$\geq 80b$







RISC-V is a load/store architecture

- All operations are on internal registers
 - Can not manipulate data in memory directly
- Load instructions to copy from memory to registers
- R-type or I-type instructions to operate on them
- Store instructions to copy from registers back to memory
- Branch and Jump instructions



Mazürich



Constants (Immediates) in Instructions

- In 32bit instructions, not possible to have 32b constants
 - Constants are distributed in instructions, and then sign extended
 - The Load Upper Immediate (lui) instruction to assemble/push constants
- Instruction types according to immediate encoding


31	30	25	24	21	20	19	15 14	12	2 11	8	7	6	0	
	funct7			rs2		rs1	func	t3		$^{\mathrm{rd}}$		opco	ode	R-type
	im	m[11	1:0]			rs1	func	t3		$^{\mathrm{rd}}$		opco	ode] I-type
i	mm[11:5]	, ii		rs2		rsl	func	t3	im	m[4:	0]	opco	ode] S-type
imm[1	2] imm[10	:5]		rs2		rs1	func	t3	imm[4:1] ir	mm[11]	opco	ode	B-type
			im	m[31:	12]					rd		opco	ode] U-type
imm[20	0] im	m[10):1]	i	mm[11	imi	m[19:12]			rd		opco	ode	J-type





Load from memory (1d), how immediates work

1d x9, 64(x22)



Not possible to fit a 32b address in 32b encoding directly

- Take the content in source (rs1), add the immediate (imm) to it. This is the address
- Read from this **address** in the memory and load into the destination (**rd**) register

RISC-V tries to minimize number of instructions

■ The 1d instruction seems overly complicated, but you can use this for everything







Branching, how addresses come together

bne x10, x11, 2000 // if x10 != x11, jump 2000 ahead

imm[12] imm[10:5] rs2 rs1 funct3 imm[4:1] imm[11] opcode

- Similar problem, how to encode jump address in branches
 - Branch on Equal (beq) and Branch on Not Equal (bne)
 - They use B type operations, need two source registers
- Jumps are relative to Program Counter (PC)
 - The immediate (constant) shows how far we have to jump (PC-relative addressing)
 - Works addresses within ± 4096. To branch further, we need several instructions.








RISC-V Instruction Length is Encoded

- LSB of the instruction tells how long the instruction is
- Supports instructions of 16, 32, 48, 64, 80, 96, ..., 320 bit
 - Allows RISC-V to have Compressed instructions





Byte Address:

base+4

base+2


base





Compressed Instruction extension 'C'

- Use 16-bit instructions for common operations
 - Code size reduction by 34%
 - Compressed instructions increase fetch-bandwidth
 - Allow for macro-op fusion of common patterns



x86-64: 3.71 bytes / instruction RV64IC: 3.00 bytes / instruction





So, how to build RISC-V cores?

- RISC-V ISA tells you the function
 - You know which instructions are supported
 - How they are encoded
 - What they are supposed to do
- It does not tell you any implementation details
 - Pipeline stages, memory hierarchy, computation units, in-order or out—of order
 - Everyone is free to figure out how to best implement these
- Need to come up with a micro-architecture to implement it
 - Determine which standard extensions are supported, how
 - Choose a micro-architecture that fits performance requirements





What are the Performance Metrics

Area

 in kGE equivalent (# of simple logic gates) or mm² (technology dependent)

Frequency:

Depends on # of gates on longest path

Power:

- Strongly depends on the above metrics
- Leakage: dissipated even when not working (Area)
- Dynamic Power: dissipated on logic transitions (frequency and area)

CPU Design:

- IPC (Instructions per cycle)
 - IPC implicitly measured in commonly used benchmarks (Coremark, Dhrystone, SpecInt)
- Energy Efficiency: OPs/Joule

Hardware Designer

- Tries to find a good balance
- Application dependent
 - IoT and HPC have different requirements
- One size does not fit all





zürich

RISC-V cores developed at ETH Zurich

Low Cost Core

- Zero-riscy

- cro-risco

32 bit

DSP Enhanced Core

- **RI5CY**
- HV Nops But Inanio Rev Fixed

Streaming Compute Core

- **Snitch**
- RV32-**ICMDFX**

64 bit

Linux capable Core


- **Ariane**
- RV6





Zero-riscy / Ibex, small core for control applications

- 2-stage pipeline
- Optimized for area
 - Area:19 kGE (Zero-riscy)12 kGE (Micro-riscy)
 - Critical path:~ 30 logic levels
- New name: Ibex
 - LowRISC has taken over Zero/Micro-Riscy in 2019



- Two Configurations:
 - Zero-riscy: RV32IMC (2,44 Coremark/MHz)
 - 32 registers, hardware multiplier
 - Micro-riscy: RV32EC (0,91 Coremark/MHz)
 - 16 registers (E), software emulated multiplier




P. Davide Schiavone et al., "Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications," 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2017, pp. 1-8.



Ibex continues to grow with LowRISC

40+ Contributors680 Pull Requests314 GitHub Issues





Ibex is a small and efficient, 32-bit, in-order RISC-V core with a 2-stage (or optionally 3-stage) pipeline that implements the RV32IMCB instruction set architecture.

Since being contributed to lowRISC by ETH Zürich, it has seen substantial investment of development effort





Roadmap of Ibex



- Randomised executiontime
- Non-data-dependent fixed execution time
- Parity checks

- Bus scrambling
- CFI (TBD)
- Shadow PMP regs
- OT secure coding guidelines conform

Security hardening phase 1 20Q2

Perf phase 2

20Q2

Security hardening phase 2 20Q3

Stabilisation 19Q3-19Q4

- RISC-V specification conformance
- Code clean up and refactoring (~50% LoC changed)
- CI & DV (riscv-dv, Google)

Perf phase 1 2001

- Branch target ALU
- Third pipeline stage
- Single-cycle MUL
- I\$ prototype


- Finalise I\$
- Static branch predictor
- Bitmanip ISA extension



TH Zürich



Growth of Ibex measured with Coremark/MHz









RI5CY / CV32E40P our main 32bit RISC-V core


- Zero-riscy / Ibex is suitable for simple applications
 - Control applications, book-keeping
- For number crunching, we need more capable cores
 - Mainly used in clusters for signal processing / machine learning applications
- Tuned for energy efficiency
 - Not necessarily lowest power
- Make use of custom extensions
 - The Xpulp extensions enhance the capabilities
 - Several Xpulp extensions in discussions for ratification





- Trizürich


Simplified pipeline for RI5CY / CV32E40P





RI5CY: Our 32-bit workhorse

- 4-stage pipeline
 - **41** kGE
 - Coremark/MHz 3.19
- Includes Xpulp extensions
 - SIMD
 - Fixed point
 - Bit manipulations
 - HW loops



- Different Options:
 - FPU: IEEE 754 single precision
 - Including hardware support for FDIV, FSQRT, FMAC, FMUL
 - Privilege support:
 - Supports privilege mode M and U







RISC-V has space for custom instructions (X)

- There is a reserved decoding space for custom instructions
 - Allows everyone to add new instructions to the core
 - The address decoding space is **reserved**, it will not be used by future extensions
 - Implementations supporting custom instructions will be compatible with standard ISA
 - Code compiled for standard RISC-V will run without issues
 - The user has to provide support to take advantage of the additional instructions
 - Compiler that generates code for the custom instructions
- We use a lot this degree of freedom
 - Great tool for exploring
 - The goal is to help ratify these extensions as standards through working groups



Our extensions to RI5CY & support in GCC, LLVM

- Post-incrementing load/store instructions
- Hardware Loops (lp.start, lp.end, lp.count)
- ALU instructions
 - Bit manipulation (count, set, clear, leading bit detection)
 - Fused operations: (add/sub-shift)
 - Immediate branch instructions
- Multiply Accumulate (32x32 bit and 16x16 bit)
- SIMD instructions (2x16 bit or 4x8 bit) with scalar replication option
 - add, min/max, dotproduct, shuffle, pack (copy), vector comparison

For 8-bit values the following can be executed in a single cycle (pv.dotup.b)

$$Z = D_1 \times K_1 + D_2 \times K_2 + D_3 \times K_3 + D_4 \times K_4$$





RI5CY ISA extensions improve performance

```
for (i = 0; i < 100; i++)
   d[i] = a[i] + b[i];
```

Baseline

Auto-incr load/store HW Loop

Packed-SIMI

```
x5, 0
mv
mv x4, 100
Lstart:
 1b x2, 0(x10)
 1b 	 x3, 0(x11)
 addi
      x10, x10, 1
 addi
      x11,x11, 1
 add x2, x3, x2
 sb x2, 0(x12)
 addi x4, x4, -1
 addi
      x12, x12, 1
bne
       x4, x5, Lstart
```

```
mv x5, 0
 mv x4, 100
 Lstart:
 1b x^2, 0(x^{10}!)
 1b \quad x3, \ 0(x11!)
addi x4, x4, -1
 add x2, x3, x2
 x^2, 0(x^{12}!)
 bne x4, x5, Lstart
```

```
lp.setupi 100, Lend
 lb
      x2, 0(x10!)
 1b x3, 0(x11!) lw x3, 0(x11!)
 add x2, x3, x2
Lend: sb x2, 0(x12!)
```

```
lp.setupi 25, Lend
    1w \times 2, 0(\times 10!)
pv.add.b x2, x3, x2
  Lend: sw x2, 0(x12!)
```

11 cycles/output


8 cycles/output

5 cycles/output

1,25 cycles/output




Runtime for three different applications





Different cores for different area budgets






RV32IMC

RV32EC




Different cores for different power budgets





Energy Efficiency: 2D-Convolution @55MHz, 0.8V





This was a short overview of basics of RISC-V

- Tomorrow, more advanced cores
 - 64bit RISC-V core
 - Discussion on performance
 - Vector processing
- On Wednesday-Friday, we learn about PULP systems
 - Cores alone can not do much, they need a system around
 - Many core systems
 - Managing Data
 - Acceleration
 - Actual Integrated Circuits from the PULP group







Luca Benini, Davide Rossi, Andrea Borghesi, Michele Magno, Simone Benatti, Francesco Conti, Francesco Beneventi, Daniele Palossi, Giuseppe Tagliavini, Antonio Pullini, Germain Haugou, Manuele Rusci, Florian Glaser, Fabio Montagna, Bjoern Forsberg, Pasquale Davide Schiavone, Alfio Di Mauro, Victor Javier Kartsch Morinigo, Tommaso Polonelli, Fabian Schuiki, Stefan Mach, Andreas Kurth, Florian Zaruba, Manuel Eggimann, Philipp Mayer, Marco Guermandi, Xiaying Wang, Michael Hersche, Robert Balas, Antonio Mastrandrea, Matheus Cavalcante, Angelo Garofalo, Alessio Burrello, Gianna Paulin, Georg Rutishauser, Andrea Cossettini, Luca Bertaccini, Maxim Mattheeuws, Samuel Riedel, Sergei Vostrikov, Vlad Niculescu, Hanna Mueller, Matteo Perotti, Nils Wistoff, Luca Bertaccini, Thorir Ingulfsson, Thomas Benz, Paul Scheffler, Alessio Burello, Moritz Scherer, Matteo Spallanzani, Andrea Bartolini, Frank K. Gurkaynak,

and many more that we forgot to mention



http://pulp-platform.org



@pulp_platform