

RedMulE: A Compact FP16 Matrix-Multiplication Accelerator for Adaptive Deep Learning on RISC-V-Based Ultra-Low-Power SoCs

Yvan Tortorella, Luca Bertaccini, Davide Rossi, Luca Benini, Francesco Conti



The request for **Energy-efficient** hardware enabling **extreme-edge** Deep Learning (DL) is increasing

Narrow integer operations suffice for extreme-edge **inference**, helping reducing average power consumption and increase energy efficiency

Training on-the-edge is challenging and hard to achieve in **sub-100 mW** domain due to **FP operations** requirement for accuracy and precision

RedMulE accelerates FP16 matrix multiplications to fasten online training of generalized DL models

First PULP-Based reduced precision matrix multiplication accelerator enabling **extreme-edge training** at very low **HW cost**



Category	Design	Tech [nm]	Area [mm²]	Freq [MHz]	Vth [V]	Power [mW]	Perf [GFLOPS/W]	Energy Eff [mJ]	Mac Units	Precision
GPU	NVIDIA A100	7	-	1410	1.0	276	46	166	256	FP16
Inference Chips	Everis	65	12.25	250	1.0	276	46	166	168	INT16
	EIE	45	40.8	800	0.9	590	102	173	64	INT8
Zeng et al.	65	2.14	100	270	0.9	470	1152	1010	256	INT8
Simba	16	6	1.61	0.42	0.9	9100	1024	1024	1024	INT8
Training Chips	IBM	7	15.6	1600	0.55	4460	8000	1800	4096	FP16
	Combricon-Q	45	888	13000	1.0	2700	2000	2700	1024	INT8
HPC	Monitcore	22	888	500	0.6	200	1000	188	24	FP64
Mat-Mul Acc.	Anders et al.	14	0.024	2.1	0.26	0.023	0.068	2970	16	FP16
Our Work	PULP (w/o RedMulE)	22	0.5	276	0.6	82.3	34	420	32	FP16
	Darkside	65	3.85	200	1.2	89.1	12.6	152	32	FP16

We presented **RedMulE**, an example of accelerator to enable **on-chip learning** efficiently at low **HW cost**

Future work:

- explore HW solution for efficient **inference and training** on lower precision (e.g. **Hybrid-FP8**)
- Introduction of **reconfiguration** features (e. g. **zero skipping**)