

Spatzformer – Reconfigurable Dual-Core RVV Cluster for Mixed Workloads

25.07.2024

Matteo Perotti

mperotti@iis.ee.ethz.ch

Michele Raeber

micraebe@student.ethz.ch

Mattia Sinigaglia

mattia.sinigaglia5@unibo.it

Matheus Cavalcante

matheus@iis.ee.ethz.ch

Davide Rossi


davide.rossi@unibo.it

Luca Benini

lbenini@iis.ee.ethz.ch

PULP Platform

Open Source Hardware, the way it should be!



@pulp platform 


pulp-platform.org 

[youtube.com/pulp platform](https://youtube.com/pulpplatform) 

The problem – Mixed scalar-vector workload



Dual-core vector architecture




Each core runs a vector task – We can reach 100% FPU utilization!

The problem – Mixed scalar-vector workload



Dual-core vector architecture




Mixed scalar-vector workload – Half of the resources are not used!

Two small vector processors... Or a larger one?



Reconfigurable vector architecture



- Core 1 can exploit all the vector FPUs
- Core 0 is free to run scalar tasks
- The architecture can be reconfigured at runtime

Want to know more?



We added the **reconfigurability** support to a highly-optimized RISC-V V dual-core cluster

We **implemented** the architecture
In **12-nm** technology

- Does this work?
- How to change configuration?
- What is the cost of this feature?
- Power, performance?

Check out our poster stand 😊

