

PULP Project Update

ORCONF 2018, Gdansk, Poland.

21.09.2018

Davide Rossi¹,
davide.rossi@unibo.it



*Antonio Pullini², Davide Schiavone², Francesco Conti¹, Florian Gasler¹,
Florian Zaruba², Stefan Mach², Germain Haugou², Manuele Rusci¹,
Alessandro Capotondi¹, Giuseppe Tagliavini¹, Daniele Palossi², Andrea
Marongiu^{1,2}, Fabio Montagna¹, Victor Javier Kartsch Morinigo¹, Simone
Benatti¹, Eric Flamand², Frank K. Gürkaynak², Luca Benini^{1,2}*

¹Department of Electrical, Electronic
and Information Engineering



ETH zürich

²Integrated Systems Laboratory

Computing for the Internet of Things

Sense


MEMS IMU




MEMS Microphone



ULP Imager




EMG/ECG/EIT



100 μ W $\div$ 2 mW



Analyze and Classify



1 $\div$ 10 mW


**Battery + Harvesting powered
→ a few mW power envelope**

Transmit

Short range, medium BW



Low rate (periodic) data



SW update, commands

Long range, low BW



**Idle: $\sim$ 1 μ W
Active: $\sim$ 50mW**

Which Computing Platform?

**SENSOR
BANDWIDTH**

**COMPUTATIONAL
DEMAND**

**COMPUTING
PLATFORM**




~ 1 bps



<1 MOPS




e.g. CortexM0



~1 Kbps



~10 MOPS




e.g. CortexM3



~100 Kbps



~ 100 MOPS




e.g. CortexM4/M4F



~1000 Kbps




~ 1000 MOPS



?

PULP: Parallel Computing For The IoT



The output of our research on PULP is open source
(Solderpad License)

PULP Open-Source Releases and External Contributions

Releases

1

February 2016

First release of **PULPino**, our single-core microcontroller

2

May 2016

Toolchain and compiler for our RISC-V implementation (**RI5CY**), DSP extensions

3

August 2017

PULPino updates, new cores Zero-riscy and Micro-riscy, FPU, toolchain updates

4

February 2018

PULPissimo, ARIANE

5

March 2018

Open PULP, SDK, VP

5

September 2018

Multi-Cluster PULP: Hero



Community Contributions

June 2017



Porting of **Verilator** and **BEEBS** benchmarks to PULPino

<https://github.com/embecosm/ri5cy>

1

September 2017



Porting of **ARM CMSIS** to PULPino

<https://github.com/misaleh/CMSIS-DSP-PULPino>

2

November 2017



Numerous **Bug fixes** to RI5CY in PULPino

<https://github.com/pulp-platform/riscv>

3

December 2017



STING: Open-Source Verification Environment for PULPino

<http://valtrix.in/programming/running-sting-on-pulpino>

4

The PULP family explained

RISC-V Cores

Peripherals

Interconnect

Platforms

Accelerators

We have developed several optimized RISC-V cores

RISC-V Cores

RI5CY

32b

**Micro
riscy**

32b

**Zero
riscy**

32b


Ariane

64b

Our RISC-V cores


32 bit			64 bit
Low Cost Core	Core with DSP enhancements	Floating-point capable Core	Linux capable Core
■ Zero-riscy ■ RV32-ICM ■ Micro-riscy ■ RV32-CE	■ RI5CY ■ RV32-ICMX ■ SIMD ■ HW loops ■ Bit manipulation ■ Fixed point	■ RI5CY+FPU ■ RV32-ICMFX	■ Ariane ■ RV64-ICM
<i>ARM Cortex-M0+</i>	<i>ARM Cortex-M4</i>	<i>ARM Cortex-M4F</i>	<i>ARM Cortex-A55</i>

RI5CY – Our workhorse 32-bit core



- 4-stage pipeline, optimized for energy efficiency
- 40 kGE, 30 logic levels, Coremark/MHZ 3.19
- Includes various extensions (X) to RISC-V for DSP applications



Zero/Micro-riscy, small area core for control applications




- Only 2-stage pipeline, simplified register file
- **Zero-Riscy** (RV32-ICM), 19kGE, 2.44 Coremark/MHz
- **Micro-Riscy** (RV32-EC), 12kGE, 0.91 Coremark/MHz
- Used as SoC level controller in newer PULP systems

ARIANE: Our Linux Capable 64-bit core

- Tuned for high frequency, 6 stage pipeline, integrated cache
 - In order issue, out-of-order write-back, in-order-commit
 - Supports privilege spec 1.11, M, S and U modes
 - Hardware Page Table Walker
- Implemented in GF22nm (Poseidon), and UMC65 (Scarabaeus)
 - In 22nm: 910 MHz worst case conditions (SSG, 125/-40C, 0.72V)
 - 8-way 32kByte Data cache and 4-way 32kByte Instruction Cache
 - Core area: 175 kGE




Area



Ariane mapped to FPGA boots Linux

- Full FPGA implementation
 - Xilinx Vertex 7 – VC707
 - Core: 50 – 100 MHz
 - Core: 15 kLUTs
 - 1 GB DDR3
- Mapping to simpler boards underway



```
.shh+
.yMMMMm+
.yMMMMMMMMN+
.yMMMMMMMMMMMMMN+'
.yMMMMMdooooooMMMMMN+'
-yMMMMMMMy +sss.-MMMMMN+'
-hMMMMMMMMMy /ooo.-MMMMMMMMNo'
-hMMMMMMMMMy osssymMMMMMMMMMN
NMMMMMMMMMMMy.mMMMMMMMMMMMMMMMMM.
-dMMMMMMMMMMMMMMMMMMMMMMMMMMMMMmYys:
-oss/.
-ossssss+. /ss+- :dMMN+:dMMMMMMMMMMMMMMMMMdyyyyyys:
-ossssssssss+ssssso` :hy` :NMMMMMMMMMMMMMmyyyyyyyys:
:ossssssssssssssssss- sMMMMMMMMMMMMMMMMNhyyyyyyyys:
:ossssssdMNdssssssss/. :odMMMMMMMMMMMMMMMMNhyyyyyyyys:
:ossssssyMMMMMNyssssss+. -hMMMMMMMMddMMMMMmyyy-:yyyyyyys:
:osssssyddymMMymdssssss+. -hMMMMMdyyyhdmdys+yy'.yy+yyyyyyys:
.osssssydMMMMdyymMMMMdssssss+. -ydNdyyyyyyyo'.sy'.yo.'oyyyyyyyys.
.osssssydMMMMdyymMMMMdssssss+. --oyyyyyyy'.yy'.yy'.yy+yyyyyyys.
:osssssyddymMMymdssssss+. `.' `.::/syyyyyyy'.yy'/yys'.yyyyyyys:
:osssssyMMMMMNyo- `+s+. :.:.-:./syyyyyy'.+syys'.syysys:
:osssssdMNdso` :.:./oyyyyyyy+....+yyyyys:
:ossssssssss/. :.:./yyyyyyyyyyyyyyyyyyys:
-ossssssssss: :.:./syyyyyyyyyyyyyyyyyys:
-ossssss+. `.:./+syyo/:oyyyyyys:
-oss/. `.:./oyyy:
.`.:./+hhhhh+:.:./:
.`.:./sMyssmm:.:./:
.`.:./sMdhhhNm:.:./:
.`.:./sMsoooo/:.:./:
.`.:./od/:.:./:
.`.:./:
.`.:./:
.`.:./:
[ 0.000000] OF: fdt: Ignoring memory range 0x80000000 - 0x80200000
[ 0.000000] Linux version 4.12.3-00011-gb0e01a2-dirty (msc17f11@badile14.ee.ethz.ch) (gcc
version 7.1.1 20170509 (GCC) ) #737 Fri Sep 8 11:03:09 CEST 2017
[ 0.000000] Initial ramdisk at: 0xffffffff80014bd8 (534172 bytes)
[ 0.000000] Built 1 zonelists in Zone order, mobility grouping off. Total pages: 3535
[ 0.000000] Kernel command line: console=sbi_console
[ 0.000000] PID hash table entries: 64 (order: -3, 512 bytes)
[ 0.000000] Dentry cache hash table entries: 2048 (order: 2, 16384 bytes)
[ 0.000000] Inode-cache hash table entries: 1024 (order: 1, 8192 bytes)
[ 0.000000] Sorting __ex_table..
[ 0.000000] Memory: 11320K/14336K available (1484K kernel code, 105K rwddata, 305K rodata,
608K init, 208K bss, 3016K reserved, 0K cma-reserved)
[ 0.000000] SLUB: HWalgn=64, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[ 0.000000] NR_IRQS:32 nr_irqs:32 0
[ 0.000000] riscv_cpu_intc,0: 64 local interrupts mapped
[ 0.000000] clocksource: riscv_clocksource: mask: 0xffffffff max_cycles: 0xffffffff, max_
idle_ns: 76450417870 ns
```


Only processing cores are not enough, we need more

RISC-V Cores				Peripherals		Interconnect
RI5CY 32b	Micro riscy 32b	Zero riscy 32b	Ariane 64b	JTAG	SPI	Logarithmic interconnect
				UART	I2S	APB – Peripheral Bus
				DMA	GPIO	AXI4 – Interconnect

Accelerators

HWCE (convolution)	Neurostream (ML)	HWCrypt (crypto)	PULPO (1 st order opt)
-----------------------	---------------------	---------------------	--------------------------------------

The pulp-platforms put everything together



Platforms



Single Core

- PULPino
- PULPissimo
- Kerbin

Accelerators

HWCE
(convolution)


Neurostream
(ML)

HWCrypt
(crypto)

PULPO
(1st order opt)


PULPino our first single core platform

- **Simple design**
 - Meant as a quick release
- **Separate Data and Instruction memory**
 - Makes it easy in HW
 - Not meant as a Harvard arch.
- **Can be configured to work with all our 32bit cores**
 - RI5CY, Zero/Micro-Riscy
- **Peripherals copied from its larger brothers**
 - Any AXI and APB peripherals could be used




PULPissimo the improved single core platform

- **Shared memory**
 - Unified Data/Instruction Memory
 - Uses the multi-core infrastructure
- **uDMA for I/O subsystem**
 - Can copy data directly from I/O to memory without involving the core
- **Support for Accelerators**
 - Direct shared memory access
 - Programmed through APB bus
 - Number of TCDM access ports determines max. throughput
- **Used as a fabric controller in larger PULP systems**




Kerbin the single core support structure for Ariane

- **Still work in progress**
 - Current version is very simple
 - Useful for in-house testing
 - A more advanced version will likely be developed soon.




PULP in the IoT domain: Latest version Mr. Wolf



Mr. Wolf will (hopefully) solve problems

- TSMC 40LP - 9mm²
- 64 pin QFN package
- Cluster with
 - 8x RI5CY
 - 2x shared FPU
 - 64 kByte TCDM
- SoC domain with
 - micro-riscy core to control power modes
 - DC-DC converter (Dolphin) to regulate power
 - 512 kBytes L2



GAP8: PULP-Based Industry IoT processor

- GAP-8 processor:
 - 8-cores PULP system
 - Neural network based pattern matching engine
 - Up to 8 GOPS, 300 MOPS for 1mW
- Commercialized by **GreenWaves Technologies** French Startup
- Developed in collaboration with University of Bologna and ETH Zurich
- GAPUINO evaluation boards available: www.greenwaves-technologies.com

Applications



Image, sound and vibrations pattern matching at unmatched power efficiency for the smart IoT




GreenOFDM: Disruptive low power OFDM wireless communication for the smart IoT





SW Defined Modem for any IoT wireless communication

Finally for HPC applications we have multi-cluster systems



Platforms



IOT

HPC

Accelerators

HWCE
(convolution)

Neurostream
(ML)

HWCrypt
(crypto)

PULPO
(1st order opt)

Silicon and Open Hardware fuel PULP success

- **Many companies (we know of) are actively using PULP**

- They value that it is **silicon proven**
- They like that it uses a **permissive open source license**

Companies with announced products, business
Companies that use PULP internally or for training
Companies exploring opportunities

Companies that are using/evaluating PULP

- | | |
|------------------------------|-------------------------|
| ■ GreenWaves Technologies | ■ SIAE Microelectronica |
| ■ Dolphin | ■ Advanced Circuit |
| ■ IQ Analog (14nm chips) | ■ Pursuit |
| ■ Embecosm | ■ Shanghai Xidian |
| ■ lowRISC | ■ Technology |
| ■ Mentor Graphics | ■ SCS Zurich |
| ■ Cadence Design Systems | ■ IMT technologies |
| ■ ST Microelectronics (IT,F) | ■ Microsemi |
| ■ Micron | ■ Arduino |
| ■ Google | ■ RacyICs |
| ■ IBM | |
| ■ NXP | |

Research Centers/Universities using PULP

- | | |
|--------------------------------|-------------------------|
| ■ Stanford | ■ Zagreb FER |
| ■ Cambridge | ■ Universita di Genova |
| ■ UCLA | ■ Istanbul Technical U. |
| ■ CEA/LETI | ■ RWTH Aachen |
| ■ EPFL | ■ Lund |
| ■ National Chia Tung | ■ USI – Lugano |
| ■ University | ■ Bar-Ilan |
| ■ Politecnico di Milano | ■ TU-Kaiserslautern |
| ■ Politecnico di Torino | ■ TU-Graz |
| ■ Universita Roma I | ■ UC San Diego |
| ■ Instituto Superior Tecnico – | ■ CSEM |
| ■ U. de Lisboa | ■ IBM Research |
| ■ Fondazione Bruno Kessler | |

Thanks for your attention!!!



www.pulp-platform.org

pulp.ethz.ch

www-micrel.deis.unibo.it/pulp-project

https://twitter.com/pulp_platform

The fun is just beginning...



davide.rossi@unibo.it

|

|