

PULP PLATFORM Open Source Hardware, the way it should be!

Open-Source Hardware for Europe

Luca Benini <luca.Benini@unibo.it, lbenini@iis.ee.ethz.ch>









Hardware whose design is made publicly available so that anyone can study, modify, distribute, make, and sell the design or hardware based on that design

(source: Open Source Hardware (OSHW) Statement of Principles 1.0)

Very wide definition – includes PCBs and makers' stuff

ETH zürich

I will focus on Open Souce Computing Hardware (OSCHW)

OSCHW Needs an Open Source ISA



RISC-V is a game changer

OS SW listed (not complete)

It's the Software, stupid!

Toolchains



System tools

Emulators: QEMU, TinyEMU, Spike, Renode Bootloaders: Coreboot, U-boot, BBL, OpenSBI BINUTILS, GDB, OpenOCD, Glibc, Musl, Newlib

Language Runtimes

C, C++, Fortran, GO, Rust, Java, Ocaml,

GCC, LLVM

Operating Systems



Linux: Fedora, OpenSUSE, Gentoo, OpenEmbedded/Yocto, Buildroot, OpenWRT, FreeBSD FreeRTOS, Zephyr, RTEMS, Xv6, HelenOS



züric

https://github.com/riscv/riscv-software-list

Open HW Core → ISA & Microarchitecture tuning

RI5CY – An Open MCU-class RISC-V Core for EE-AI 3-cycle ALU-OP, 4-cyle MEM-OP→IPC loss: LD-use, Branch



RISC-V \rightarrow V1

V2

V3

- V1 Baseline RISC-V RV32IMC (not good for ML)
- V2 HW loops. Post modified Load/Store, MAC
- **V3** SIMD 2/4 + DotProduct + Shuffling.Bit manipulation, Lightweight fixed point

XPULP extensions: 25 kGE \rightarrow 40 kGE (1.6x) but 9x ML perf!

PULP: not only cores – many IPs for a Platform











PULP is silicon proven





























Nice, but what exactly is "open" in OSCHW?

- Only the first stage of the silicon production pipeline

 RTL source code (*permissive**, e.g. Apache is key for industrial adoption)
- Later stages contain closed IP of various actors → not open source by default





Successful product development: GWT's GAP8

Two independent clock and voltage domains, from 0-133MHz/1V up to 0-250MHz/1.2V



What	Freq MHz	Exec Time ms	Cycles	Power mW
40nm Dual Issue MCU	216	99.1	21 400 000	⁶⁰
GAP8 @1.0V	15.4_{5}^{17}	99.1 11 X	1 500 000	3.7
GAP8 @1.2V	17.5	8.7 🕇	1 500 000	70
GAP8 @1.0V w HWCE	4.7	99.1	460 000	0.8



Integrating Accelerators into PULP – The big picture



Academic open source \rightarrow Industrial open source

- Rick O'Connor (OpenHW CEO, former RISC-V foundation director)
- OpenHW Group is a not-for-profit, global organization (EU,NA,Asia) where HW and SW designers collaborate in the development of open-source cores, related IP, tools and SW such as the Core-V family
- OpenHW Group provides an infrastructure for hosting high quality open-source HW developments in line with industry best practices.
 AB Open ALDEC) aLean-Tec Alberto Control of Al



OpenHW Group Ecosystem





A vertical, application-focused open approach



- OpenTitan is the first open source silicon project building a transparent, high-quality reference design for silicon root of trust (RoT) chips.
- Founding Partners



Feel the momentum!

Ibex RISC-V core, flash interface, communications ports, cryptography accelerators, and more.

Vibrant repository



Commits Per Month



OSCHW prototype & product feasibility?



What about End-to-End Open HW (pdk, tools)?

Open Source Shuttle Program

START HERE

Open source process design kit for usage with SkyWater Foundry 130nm tech. https://github.com/google/skywater-pdk

ASIC EDA flows http://opencircuitdesign.com/qflow/

FOSS 130nm Production PDF

We are excited to collaborate with Google to create engagement and accelerate design on the FOSS 130nm Production PDK.

Efabless will make designs for this PDK simple and affordable by integrating resources on our cloud-based design platform, including:

- An open-source-based end-to-end ASIC design flow, including OpenRoad, Electric, Magic, and others
- The open-source striVe family of full ASIC reference designs
- A marketplace for monetizing your IP or designs

Additionally - Efabless is managing an **Open Source Shuttle Program** sponsored by Google.

The first shuttle is targeted for November 2020 and will provide 40 project slots, free of charge to any fully open-source design.



Raven 130nm mixed-signal SoC

The role of public EU funding

- Facilitate prototyping of OSCHW (Europractice++)
 - Tech. access and MPW cost (including substrate, packaging)
 - Enablement (e.g. PLL) + IO/PHY (e.g. HBM) IPs cost
 - Access to advanced EDA Tools + Expertise (e.g. advanced EDA cockpits)
 - Design implementation support + Expertise (e.g. Backend, Packaging...)

Nurture & Support the ecosystem

- EU Supported OpenHWGroup around Risc-V
- Develop commercial EU IP ecosystem with facilitated access for EU companies
- EU EDA tooling: research and companies
- Education-centric initiatives (+Training)

Closing thoughts... the open HW revolution

For science ... fundamental "research infrastructure" Community building: sharing of ideas, artefacts Fantastic tool for dissemination (more citations ©)! Reduce "getting up to speed" overhead for partners Enables fair and well controlled benchmarking For Business ... it is truly disruptive Reduces the NRE cost for silicon design Faster innovation path for startups New business models (for profit and non-for profit) Helps exchange of information across NDA walls Great for Marketing & Training For society ... long term sustained benefits More innovation, growth, jobs Personalized silicon vision "Moore-for-all" More Secure, safe, auditable HW



Posh Open Source Hardware (POSH): An open source System on Chip (SoC) design and verification ecosystem that enables cost effective design of ultra-complex SoCs

USA's electronics resurgence initiative



Parallel Ultra Low Power

Luca Benini, Davide Rossi, Andrea Borghesi, Michele Magno, Simone Benatti, Francesco Conti, Francesco Beneventi, Daniele Palossi, Giuseppe Tagliavini, Antonio Pullini, Germain Haugou, Lukas Cavigelli, Manuele Rusci, Florian Glaser, Renzo Andri, Fabio Montagna, Bjoern Forsberg, Pasquale Davide Schiavone, Alfio Di Mauro, Victor Javier Kartsch Morinigo, Tommaso Polonelli, Fabian Schuiki, Stefan Mach, Andreas Kurth, Florian Zaruba, Manuel Eggimann, Philipp Mayer, Marco Guermandi, Xiaying Wang, Michael Hersche, Robert Balas, Antonio Mastrandrea, Matheus Cavalcante, Angelo Garofalo, Alessio Burrello, Gianna Paulin, Georg Rutishauser, Andrea Cossettini, Luca Bertaccini, Maxim Mattheeuws, Samuel Riedel, Sergei Vostrikov, Vlad Niculescu, Frank K. Gurkaynak, and many more that we forgot to mention



http://pulp-platform.org



@pulp_platform