# RISC-V Summit

## ARA: 64-BIT RISC-V VECTOR IMPLEMENTATION IN 22NM FDSOI

Matheus Cavalcante PhD Student ETH Zurich Fabian Schuiki PhD Student ETH Zurich



Orisc v

https://tmt.knect365.com/risc-v-summit







## Memory Bandwidth and Performance: ARA and Ariane Rooflines

- Operational Intensity: operations per byte
  - Algorithm dependent
  - One FMA = 2 operations
- Memory- and compute-boundness
- Memory bandwidth
- Number of FMAs





## **ARA: High-performance vector processor**

- Global Foundries' 22FDX process
  - Master's Thesis (+ a few months of ongoing PhD studies!)
  - Planning to open-source it within the PULP platform (as usual!)
- **Snapshot** of the current development
  - Challenges we faced
  - Results we achieved
  - Insights we gained





## **Vector processors background**

- Vector processing: SIMD
  - Less instruction BW, simpler control, less energy per operation



- Packed-SIMD vs. Vector "Cray-like" SIMD
- CRAY-I (1977)

- Fujitsu A64FX
  - Based on ARM's v8-A SVE
  - 512-bit wide packed-SIMD
  - Peak-performance at 2.7 TFLOPS
- Hwacha
  - Vector-fetch architecture
  - More complex: vector unit fetches its instructions and threads can diverge



## **RISC-V "V" Extension**

- RISC-V "V" Extension: "Cray-like" vector-SIMD approach
- ARA: based on version 0.4-DRAFT



- No full compliance
  - No support to fixed-point and vector atomics not our focus
  - Limited support to type promotions (e.g., 64b ← 8b + 8b) hardware cost
    - Eventually dropped in later versions of the Extension





## **ARA Microarchitecture**



## Main datapath element: FMA Units

- We support masked FMA instructions (four operands):
  vmadd vd, vsa, vsb, vsc, vmask
  vd[i] = lsb(vmask[i]) ? vsa[i] + vsb[i] + vsc[i] : 0;
- The four lanes operate in lockstep
  - Low control overhead
- FMA is pipelined (5 cycles) to meet fmin constraint
- Each lane gets 64b operands from four 256b input FIFO buffers (A, B, C, VMASK)
  - Number of lanes determines buffer width





## **Operand FIFO queues**

- One input FIFO buffer provides one operand to all the (four) lanes
  - 256b (4x64b) wide entries
  - One FIFO buffer per operand per multi-lane datapath unit → 10 FIFO buffers
- Output FIFO buffers for output operands, one per multi-lane datapath unit
- Needed to sustain maximum throughput for the lock-step operation of the FUs, while hiding the latency caused by banking conflicts in the VRF (next slides)





## **Vector register file**

256b banks  $\rightarrow$  one bank stores 4 operands consumed in parallel by the 4 lanes 8 banks  $\rightarrow$  BF of 1,6 for the worst-case read BW (FMA is 4R+1W/cycle)





## **Vector Register File and Operand-Deliver Interconnect**

Instruction Que All-to-all input log-interconnect Operation ACK Controller • 256b wide (64bx4) MUL/FPU Mask Bank 8 VFPU VRGATHER Offs **Operand Request** MUL/FPU A 4 Lanes 8-source (VRF banks) x 10-dest (FIFO) Bank 7 MUL/EPU B buffers) VMUL Address MMU 4 Lanes Generator MUL/FPU ( Registered boundaries (for timing) Bank 6 Vector Register File Arbiter ALU Mask All-to-all output log-interconnect Bank 5 ALU A VALU 25 • 256b wide (64bx4) 4 Lanes VLSU @ Bank 4 ALU B 4-source (out FIFO buffers) x 8 dest (RF LD/ST Mask Bank 3 banks) VLSU ST A Bank 2 . Fixed-priority arbiter Vector Data ADDRGEN A Bank 1 •  $P_M > P_A > P_B > P_C$ VRF is built as 1RW SRAM banks Writes have lower priority than reads – unless output queue is full

PULP Parallel Ultra Low Power

## **Execution of a FMA instruction**

- Consider the execution of the following instruction
  vmadd vd, vsa, vsb, vsc, vsmask
- Worst case in terms of banking factor
  - 4 reads + 1 write per cycle
  - Banking factor = 1,75
- We take a vector of length 256 (ideally 64 cycles to run)



## **Execution of a FMA instruction**



## **Execution of a FMA instruction**





## **Execution of a FMA instruction**





## **Execution of a FMA instruction**





## **Execution of a FMA instruction**





Parallel Ultra Low Power

## **Execution of a FMA instruction**



Parallel Ultra Low Power

## **Execution of a FMA instruction**



Parallel Ultra Low Power

## **Execution of a FMA instruction**



Matheus Cavaicante and Fabian Schulki | 12.4.2018

Parallel Ultra Low Power

## **Execution of a FMA instruction**



Parallel Ultra Low Power

## **Execution of a FMA instruction**



## **Execution of a FMA instruction**



## **Hardware Support for Vector Reductions**

- Triggered by VMADD instruction with scalar result register
- Executed on FMA units by feeding results back in as operand C
- E.g. Reduction of 64-element vector:
- Avg. utilization in this case 36% ( $\frac{N}{N+4\cdot 29}$ , N = 64)





 $A_i \cdot B_i$ 

**FMA** 

 $y = a \cdot b + c$ 5 cycles latency

## Ways to Improve Reductions

- Current Implementation (constant 29 cycle tail):
  - $\frac{N}{N+4\cdot 29}$  (36% for 64-element vector)
- Future Improvement A:
  - Schedule FPU operations of next instruction in gaps of the reduction









## **Benchmarks**



## **ARA and Ariane – Peak performance**





## Benchmarks

- Can we achieve 8 GFLOPs peak performance?
  - Upper-bound: four FMAs working at 100%
- Three key kernels:
  - Multiply-add (DAXPY): heavily memory-bound
  - Convolution (DCONV): compute-bound
  - Matrix-multiplication (DGEMM): compute-bound
- Cycle-accurate simulation from the RTL
  - We ignore the initial set-up cycles (around 40 cycles)
  - Startup, instruction fetch, decoding, vector unit configuration...



## **DAXPY:** $Y \leftarrow aX + Y$

Strip-mined loop over the *n* elements of vectors *x* and *y*



Memory-bound

Parallel Ultra Low Power

- We'll be far from 8 GFLOPs!
- But are we close to the performance limit?



## **DAXPY: Performance**

Vector Length	FPU Utilization (%)	Performance (op/cycle)
32	5,6%	0,45
64	6,6%	0,53
128	7,3%	0,59
256	7,7%	0,62
512	8,0%	0,64
1024	8,1%	0,65

- We achieve what we could in terms of perf
  - Can't expect 8 GFLOPs from a memory-bound kernel
- Ops/cycle grows to 8 if we increase memory port width (e.g. 128b → 2x perf)



PULP

## **DCONV:** Y = K \* X

- Kernel particular for CNNs
  - Convolution kernel size: 7 channels, each 3×3
  - Image size: 7 channels, each n×1
- Operational intensity
  - $3 \times 3 \times 8 \times 7n = 504n$  bytes of memory transfers
  - 882n operations (multiply-adds)
  - 1,75 operations per byte
- Compute-bound kernel
  - It should be possible to achieve 8 ops/cycle
  - Scheduling is key



## **DCONV: Performance**

Vector Length	FPU Utilization (%)	Performance (op/cycle)
32	19,8%	1,58
64	36,1%	2,89
128	61,5%	4,92
256	82,1%	6,57
512	82,3%	6,59
1024	82,5%	6,60

- Initial banking conflicts limit performance
- Performance goes up until strip-mining loop comes to play
  - Unroll strip-mining: programmability?
  - Hard to hide all the memory transfers (initial loads and final stores)





## **DGEMM:** $C \leftarrow \alpha AB + \beta C$

- BLAS-3 routine
  - Common kernel in several applications
- High data reuse
  - When the kernel is compute-bound, it should be possible to achieve 8 ops/cycle

- Operational intensity
  - $8 \times 3n^2 = 24n^2$  bytes of memory transfers
  - $2n^3$  operations (multiply-adds)
  - $\frac{n}{12}$  operations per byte
  - If n ≤ 12, kernel is memory-bound by ARA's
    VLSU unit





## **DGEMM:** Performance

Vector Length	FPU Utilization (%)	Performance (op/cycle)
32	19,2%	1,54
64	37,8%	3,02
128	70,3%	5,62
256	84,7%	6,77
512	85,5%	6,84
1024	86.3%	6,91

- We see the same phenomena seen with DCONV
  - Initial banking conflicts limiting performance with shorter vectors
  - Strip-mining and unmaskable memory transfers limiting steady performance





## So.. can we achieve 8 GFLOPs?







## **Implementation results**



ARA: GF FDX22 1GHz implementation (SS, 0.72V, 125 °C)



PULP

### Ara and Ariane – Area breakdown



- ARA is 1.8× bigger than Ariane...
- and has 4× its computational power
- Operation density:
  - Ariane: 7,27 GFLOPS/mm<sup>2</sup>
  - ARA: 16,23 GFLOPS/mm<sup>2</sup>





## Conclusions



## **Shuffling instructions**

- Higher operational intensity  $\rightarrow$  minimize data transfers
  - By shuffling and reordering data inside vector registers
- Only two\* instructions available
  - vslide: vd{i} = vs1{i + rs2}
  - vrgather: vd{i} = vs1{ vs2{i} }
- Register-gather is too general  $\rightarrow$  hard to optimize!
- Dedicated instructions to more specific shuffling: permutations, rotations?

\*(three, more recently, as vslide was split into vslideup and vslidedown)



## **Decoupling between scalar and vector units**

- We did benefit from decoupling the scalar and the vector unit
- Different "worlds"
  - Scalar unit: speculative, one instruction issued per cycle, several in-flight instructions
  - Vector unit: non-speculative, latency-tolerant, high throughput, a few in-flight vector instructions
- We see with apprehension ISA decisions that push towards their recoupling
  - E.g., the recent decision of mapping the vector registers over the floating-point registers



## **Mixed-precision**

- ARA supports mixed-precision to a certain extent
- Previous versions allowed for a mixedprecision instruction as 64b ← 8b + 8b
  - 8b, 16b and 32b operands could be promoted to 64b operands
  - High hardware cost!
- We now allow for a more restricted set of type promotions
  - $8 \rightarrow 16b, 16 \rightarrow 32b \text{ and } 32 \rightarrow 64b$
  - Aligned with newer revisions of the V Extension





Wrapping up...

ARA: 64-bit vector processor



# RISC-V Summit

## ARA: 64-BIT RISC-V VECTOR IMPLEMENTATION IN 22NM FDSOI

Matheus Cavalcante PhD Student ETH Zurich Fabian Schuiki PhD Student ETH Zurich



Orisc v

https://tmt.knect365.com/risc-v-summit